ABSTRACT
Three circuit techniques for dynamic variation tolerance are presented: (i) Sensors with adaptive voltage and frequency circuits, (ii) Tunable replica circuits for timing-error prediction with error recovery, and (iii) Embedded error-detection sequential circuits with error recovery. These circuits mitigate the clock frequency guardbands for dynamic variations, thus improving microprocessor performance and energy-efficiency. These circuits are described with a focus on the different trade-offs in guardband reduction and design overhead. Opportunities for CAD to further enhance microprocessor performance and energy efficiency are offered.
- A. Muhtaroglu, et al., "On-Die Droop Detector for Analog Sensing of Power Supply Noise," IEEE J. Solid-State Circuits, pp. 651--660, Apr. 2004.Google Scholar
- J. Tschanz, et al., "Tunable Replica Circuits and Adaptive Voltage-Frequency Techniques for Dynamic Voltage, Temperature, and Aging Variation Tolerance," in IEEE Symp. VLSI Circuits, June 2009.Google Scholar
- T. Fischer, et al., "A 90-nm Variable Frequency Clock System for a Power-Managed Itanium Architecture Processor," IEEE J. Solid-State Circuits, pp. 218--228, Jan. 2006.Google Scholar
- R. McGowen, et al., "Power and Temperature Control on a 90-nm Itanium Family Processor," IEEE J. Solid-State Circuits, pp. 229--237, Jan. 2006.Google Scholar
- J. Tschanz, et al., "Adaptive Frequency and Biasing Techniques for Tolerance to Dynamic Temperature-Voltage Variations and Aging," in IEEE ISSCC Dig. Tech. Papers, Feb. 2007, pp. 292--293.Google Scholar
- J. Keane, et al., "An On-Chip NBTI Sensor for Measuring PMOS Threshold Voltage Degradation," in Proc. ISLPED, Aug. 2007, pp. 189--194. Google ScholarDigital Library
- E. Karl, et al., "Compact In-Situ Sensors for Monitoring Negative-Bias-Temperature-Instability Effect and Oxide Degradation," in IEEE ISSCC Dig. Tech. Papers, Feb. 2008, pp. 410--411.Google Scholar
- T. Kim, et al., "Silicon Odometer: An On-chip Reliability Monitor for Measuring Frequency Degradation of Digital Circuits," IEEE J. Solid-State Circuits, pp. 874--880, Apr. 2008.Google Scholar
- A. Cabe, et al., "Small Embeddable NBTI Sensors (SENS) for Tracking On-Chip Performance Decay," in IEEE ISQED, Mar. 2009, pp. 1--6. Google ScholarDigital Library
- A. Drake, et al., "A Distributed Critical-Path Timing Monitor for a 65nm High-Performance Microprocessor," in IEEE ISSCC Dig. Tech. Papers, Feb. 2007, pp. 398--399.Google Scholar
- P. Franco and E. J. McCluskey, "Delay Testing of Digital Circuits by Output Waveform Analysis," in Proc. IEEE Intl. Test Conf., Oct. 1991, pp. 798--807. Google ScholarDigital Library
- P. Franco and E. J. McCluskey, "On-Line Testing of Digital Circuits," in Proc. IEEE VLSI Test Symp, Apr. 1994, pp. 167--173.Google ScholarCross Ref
- M. Nicolaidis, "Time Redundancy Based Soft-Error Tolerance to Rescue Nanometer Technologies," in Proc. IEEE VLSI Test Symp., Apr. 1999, pp. 86--94. Google ScholarDigital Library
- D. Ernst, et al., "Razor: A Low-Power Pipeline Based on Circuit-Level Timing Speculation," in Proc. IEEE/ACM Intl. Symp. Microarchitecture (MICRO-36), Dec. 2003, pp. 7--18. Google ScholarDigital Library
- S. Das, et al., "A Self-Tuning DVS Processor Using Delay-Error Detection and Correction," IEEE J. Solid-State Circuits, pp. 792--804, Apr. 2006.Google Scholar
- S. Das, et al., "Razor II: In Situ Error Detection and Correction for PVT and SER Tolerance," IEEE J. Solid-State Circuits, pp. 32--48, Jan. 2009.Google Scholar
- K. A. Bowman, et al., "Energy-Efficient and Metastability-Immune Resilient Circuits for Dynamic Variation Tolerance," IEEE J. Solid-State Circuits, pp. 49--63, Jan. 2009. Google ScholarDigital Library
- V. Srinivasan, et al., "Optimizing Pipelines for Power and Performance," in Proc. Intl. Symp. Microarchitecture (MICRO-35), Nov. 2002, pp. 333--344. Google ScholarDigital Library
- A. Hartstein and T. R. Puzak, "The Optimum Pipeline Depth Considering Both Power and Performance," ACM Trans. Arch. and Code Opt. (TACO), pp. 369--388, Dec. 2004. Google ScholarDigital Library
Index Terms
- Circuit techniques for dynamic variation tolerance
Recommendations
Resilient circuits: enabling energy-efficient performance and reliability
ICCAD '09: Proceedings of the 2009 International Conference on Computer-Aided DesignVoltage and frequency margins necessary to ensure correct processor operation under dynamic voltage, temperature, and aging variations result in performance and power overheads. Resilient circuit techniques, including embedded error-detection ...
Resilient microprocessor design for improving performance and energy efficiency
ICCAD '10: Proceedings of the International Conference on Computer-Aided DesignIn this tutorial, a 45nm resilient microprocessor core with error-detection and recovery circuits demonstrates the opportunity for improving performance and energy efficiency by mitigating the impact of dynamic parameter variations. The design ...
A Systolic Redundant Residue Arithmetic Error Correction Circuit
In highly integrated processors, a concurrent fault tolerance capability is particularly important, especially for real-time applications. In fact, in these systems, transient errors are often present, but are difficult to correct online. Error recovery ...
Comments