Cited By
View all- Kissich MBaunach M(2023)Formal Property Verification for Early Discovery of Functional Flaws in Digital Designs: A Designer's Guide2023 26th Euromicro Conference on Digital System Design (DSD)10.1109/DSD60849.2023.00105(734-741)Online publication date: 6-Sep-2023
- Mostafa MSafar MEl-Kharashi MDessouky M(2015)SystemVerilog assertion debugging: A visualization and pattern matching model2015 IEEE Pacific Rim Conference on Communications, Computers and Signal Processing (PACRIM)10.1109/PACRIM.2015.7334867(385-390)Online publication date: Aug-2015
- Mostafa MSafar MEl-Kharashi MDessouky M(2014)System Verilog Assertion Debugging Based on Visualization, Simulation Results, and Mutation2014 15th International Microprocessor Test and Verification Workshop10.1109/MTV.2014.23(55-60)Online publication date: Dec-2014
- Show More Cited By