Aditya Bansal
ABSTRACT
Static Random Access Memories (SRAMs) are key components of modern VLSI designs and a major bottleneck to technology scaling as they use the smallest size devices with high sensitivity to manufacturing details. Analysis performed at the "schematic" level can be deceiving as it ignores the interdependence between the implementation layout and the resulting electrical performance. We present a computational framework, referred to as "Virtual SRAM Fab", for analyzing and estimating pre-Si SRAM array manufacturing yield considering both lithographic and electrical variations. The framework is being demonstrated for SRAM design/optimization in 45nm nodes and currently being used for both 32nm and 22nm technology nodes. The application and merit of the framework are illustrated using two different SRAM cells in a 45nm PD/SOI technology, which have been designed for similar stability/performance, but exhibit different parametric yields due to layout/lithographic variations. We also demonstrate the application of Virtual SRAM Fab for prediction of layout-induced imbalance in an 8T cell, which is a popular candidate for SRAM implementation in 32-22nm technology nodes.
- L. Liebmann, S. Mansfield, G. Han, J. Culp, J. Hibbeler, R. Tsai, "Reducing DfM to practice: the lithography manufacturability assessor", SPIE, 2006.Google Scholar
Cross Ref
- A. Balasinski, "A Methodology to Analyze Circuit Impact of Process-related MOSFET Geometry," SPIE, 2004, pp 85--92.Google Scholar
- J. Luo, S. Sinha, Q. Su, J. Kawa, C. Chiang, "An IC Manufacturing Yield Model Considering Intra-Die Variations", DAC 2006, pp. 749--754. Google ScholarDigital Library
- P.-H. Wang, B. Lee, G. Han, R. Rouse, P. Hurat, N. Verghese, "Addressing Parametric Impact of Systematic Pattern Variations in Digital IC Design", CICC 2007, pp. 587--590.Google Scholar
- D. Tsien, C. K. Wang, Y. Ran, "Context Specific Leakage and Delay Analysis of 65-nm Standard Cell Library for Lithography Induced Variability," SPIE, 2007, pp. 65210F.Google Scholar
- M. Miranda, B. Dierickx, P. Zuber, P. Dobrovoln, F. Kutscherauer, P. Roussel, P. Poliakov, "Variability Aware Modeling of SoCs: From Device Variations to Manufactured System Yield", ISQED 2009, pp. 547--553. Google ScholarDigital Library
- P. Gupta, A. Kahng, Y. Kim, S. Shah, D. Sylvester, "Modeling of Non-Uniform Device Geometries For Post-Lithography Circuit Analysis", SPIE, 2006, Vol. 6156.Google Scholar
- P. Yu, S. X. Shi, D. Z. Pan, "Process Variation Aware OPC with Variational Lithography Modeling", DAC 2006, pp. 785--790. Google ScholarDigital Library
- K. Cao, S. Dobre, J. Hu, "Standard Cell Characterization Considering Lithography Induced Variations", DAC 2006, pp. 801--804. Google ScholarDigital Library
- M. E. Mason, "DFM EDA Technology: A Lithographic Perspective", VLSI Tech. 2007, pp. 90--91.Google Scholar
- Y. Zhou, R. Kanj, K. Agarwal, L. Zhuo; R. Joshi, S. Nassif, S. Weiping, "The impact of BEOL lithography effects on the SRAM cell performance and yield", ISQED 2009, pp. 607--612. Google ScholarDigital Library
- A. B. Kahng, S. Muddu, P. Sharma, "Defocus-Aware Leakage Estimation and Control", Trans. CAD 2008, pp. 230--240. Google ScholarDigital Library
- K. Zhang, U. Bhattacharya, Z. Chen, F. Hamzaoglu, D. Murray, N. Vallepalli, Y. Wang, B. Zheng, M. Bohr, "SRAM design on 65-nm CMOS technology with dynamic sleep transistor for leakage reduction", ISSCC, 2005, pp 474--475.Google Scholar
- F.-L. Heng, J.-F. Lee, P. Gupta, "Towards Through- Process Layout Quality Metrics," SPIE, 2005, pp 161--167.Google Scholar
- W. J. Poppe, L. Capodieci, J. Wu; A. Neureuther, "From poly line to transistor: building BSIM models for non-rectangular transistors", SPIE, 2006, pp. 235--243.Google ScholarCross Ref
- V. Wang, K. Agarwal, S. Nassif, K. Nowka, D. Markovic, "A Design Model for Random Process Variability", ISQED, 2008, pp. 734--737. Google ScholarDigital Library
- R. Kanj, R. Joshi, S. Nassif, "Mixture Importance Sampling and Its Application to the Analysis of SRAM Designs in the Presence of Rare Failure Events." DAC 2006, pp. 69--72. Google ScholarDigital Library
- K. Bernstein et al., "High-Performance CMOS Variability in the 65-nm Regime and Beyond", IBM J. RES. & DEV. Vol 50, 433--449, 2006. Google ScholarDigital Library
- Y. Taur, T. H. Ning, Fundamentals of Modern VLSI Devices, 2001. Google ScholarDigital Library
- S. Mukhopadhyay, H. Mahmoodi, K. Roy, "Modeling of Failure Probability and Statistical Design of SRAM Array for Yield Enhancement in Nanoscaled CMOS," TCAD, Dec. 2005, pp. 1859--1880. Google ScholarDigital Library
- W. G. Cochran, Sampling Techniques, NY Wiley, 1977.Google Scholar
- P. Friedberg, W. Cheung, C. J. Spanos, "Spatial modeling of micron-scale gate length variation", SPIE 2006, vol. 6155.Google ScholarCross Ref
- L. Chang et. al., "Stable SRAM Cell Design for the 32 nm Node and Beyond", VLSI Tech. Sym. 2005, pp. 128--129.Google Scholar
Index Terms
- Yield estimation of SRAM circuits using "Virtual SRAM Fab"
Recommendations
Statistical SRAM read access yield improvement using negative capacitance circuits
SRAM has become the dominant block in modern ICs and constitutes more than 50% of the die area. The increase of process variations with continued CMOS technology scaling is considered one of the major challenges for SRAM designers. This process ...
Yield-driven near-threshold SRAM design
ICCAD '07: Proceedings of the 2007 IEEE/ACM international conference on Computer-aided designVoltage scaling is desirable in SRAM to reduce energy consumption. However, commercial SRAM is prone to functional failures when Vdd is scaled. Several SRAM designs scale Vdd to 200--300mV to minimize energy per access, but these designs do not consider ...
FinFET-based SRAM design
ISLPED '05: Proceedings of the 2005 international symposium on Low power electronics and designIntrinsic variations and challenging leakage control in today's bulk-Si MOSFETs limit the scaling of SRAM. Design tradeoffs in six-transistor (6-T) and four-transistor (4-T) SRAM cells are presented in this work. It is found that 6-T and 4-T FinFET-...
Comments