Abstract
This article proposes a VHDL language course that establishes a strong correlation between the language statements and their use in circuit synthesis. Two course modules are described: a basic module that contains the essential concepts of the language, sufficient for students to describe medium complexity circuits, followed by a second module with more complex language concepts. The benefits of correlated laboratory tasks which use simulation and synthesis tools are discussed. Evaluation content, student test scores, and student feedback are presented. Suggestions for improving and modifying the course are given.
- Amaral J. N., Berube P., and Mehta, P. 2005. Teaching digital design to computing science students in a single academic term. IEEE Trans. Educ. 48, 1, 127--132. Google ScholarDigital Library
- Ahamed, F. and Scarpino, F. A. 2005. An educational digital communications project using FPGAs to implement a BPSK detector. IEEE Trans. Educ. 48, 1, 191--197. Google ScholarDigital Library
- Armstrong, J. 1997. A multilevel approach to teaching hardware description languages. In Proceedings of the International Conference on Microelectronics Systems Education (MSE’97). 5--6. Google ScholarDigital Library
- Baliga, G. R., Robinson, J., and Weiss L. 2010. Revitalizing CS hardware curricula: Object oriented hardware design. J. Comput. Sciences Colleges 25, 3, Consortium for Computing Sciences in Colleges. Google ScholarDigital Library
- Calazans, N. L. V. and Moraes, F. G. 2001. Integrating the teaching of computer organization and architecture with digital hardware design early in undergraduate courses. IEEE Trans. Educ. 44, 2, 109--119. Google ScholarDigital Library
- Carlson, B. S. 2001. Principles vs. practices in undergraduate microelectronic systems education. In Proceedings of the International Conference on Microelectronic Systems Education (MSE’01). IEEE Computer Society. 22--23. Google ScholarDigital Library
- d’Amore, R. 2005. VHDL Description and Synthesis of Digital Circuits (in Portuguese), LTC.Google Scholar
- Duckworth, R. J. 2005. Embedded system design with FPGAs using HDLs lessons learned and pitfalls to be avoided. In Proceedings of the IEEE International Conference on Microelectronic Systems Education (MSE’05). IEEE Computer Society. 35--36. Google ScholarDigital Library
- Edwards, S. A. 2005. The challenges of hardware synthesis from C-like languages. In Proceedings of the Conference on Design, Automation, and Test in Europe (DATE’05). Vol. 1. IEEE Computer Society. 66--67. Google ScholarDigital Library
- Engel, M. and Spinczyk, O. 2008. Aspects in hardware - What do they look like? In Proceedings of the AOSD Workshop on Aspects, Components, and Patterns for Infrastructure Software (ACP4IS’08). ACM. Google ScholarDigital Library
- Fitzpatrick, T. 2004. SystemVerilog for VHDL Users. In Proceedings of the Conference on Design, Automation, and Test in Europe (DATE’04). Vol. 1. IEEE Computer Society. 1334--1339. Google ScholarDigital Library
- Gschwind, M. 1994. Reprogrammable hardware for educational purposes. In Proceedings of the 25th SIGCSE Symposium on Computer Science Education (SIGCSE’94). Google ScholarDigital Library
- Harcourt, E. 2005. Teaching Computer Organization and Architecture Using SystemC. J. Comput. Sciences Colleges 21, 2, Consortium for Computing Sciences in Colleges. 27--39. Google ScholarDigital Library
- Nestor, J. A. 2005. Teaching computer organization with HDLs: An incremental approach. In Proceedings of the IEEE International Conference on Microelectronic Systems Education (MSE’05). IEEE Computer Society. 77--88. Google ScholarDigital Library
- Maginot, S. 1992. Evaluation criteria of HDLs: VHDL compared to Verilog, UDL/I & M. In Proceedings of the Conference on European Design Automation (EURO-DAC’’92). IEEE Computer Society. 746--751. Google ScholarDigital Library
- Pedroni, V. A. 2003. Teaching design oriented VHDL. In Proceedings of the IEEE International Conference on Microelectronic Systems Education (MSE’03). IEEE Computer Society. 6--7. Google ScholarDigital Library
- SE2004 Joint IEEE-CS/ACM Task Force on Computing Curricula, Software Engineering. 2004. Curriculum Guidelines for Undergraduate Degree Programs in Software Engineering. 2004. http://sites.computer.org/ccse/SE2004Volume.pdf. Google ScholarDigital Library
- Sciuto, D., Martin, G., Rosenstiel, W., Swan, S., Ghenassia, F., Flake, P., and Srouji, J. 2004. SystemC and SystemVerilog: Where do they fit? Where are they going. In Proceedings of the Conference on Design, Automation, and Test in Europe (DATE’04). Vol. 1. IEEE Computer Society. 122--127. Google ScholarDigital Library
- Smith, D. J. 1996. VHDL & Verilog compared & contrasted - plus modeled example in VHDL, Verilog and C. In Proceedings of the 33rd Annual Design Automation Conference (DAC’96). ACM, 771--776. Google ScholarDigital Library
- Sklyarov, V. and Skliarova, I. 2005. Teaching reconfigurable systems: Methods, tools, tutorials, and projects. IEEE Trans. Educ. 48, 2, 290--300. Google ScholarDigital Library
- Vranesic, Z. and Brown, S. 2003. Use of HDLs in teaching of computer hardware courses. In Proceedings of the Workshop on Computer Architecture Education (WCAE’03). Google ScholarDigital Library
- Wainer, G. A., Daicz, S., Simoni, L. F. S., and Wassermann, D. 2001. Using the Alfa-1 Simulated Processor for Educational Purposes. J. Educ. Res. Comput. 1, 4, 111--151. Google ScholarDigital Library
Index Terms
- A Synthesis-Oriented VHDL Course
Recommendations
On the use of VHDL-based behavioral synthesis for telecom ASIC design
ISSS '95: Proceedings of the 8th international symposium on System synthesisAbstract: VHDL-based behavioral synthesis is appearing on the market but it still has to prove that it can have a significant impact. In the past, most applications for behavioral synthesis came from the DSP area and from the academic world. In contrast,...
Overview of a compiler for synthesizing MATLAB programs onto FPGAs
Special section on the 2002 international symposium on low-power electronics and design (ISLPED)This paper describes a behavioral synthesis tool called AccelFPGA which reads in high-level descriptions of digital signal processing (DSP) applications written in MATLAB, and automatically generates synthesizable register transfer level (RTL) models ...
PACT HDL: a C compiler targeting ASICs and FPGAs with power and performance optimizations
CASES '02: Proceedings of the 2002 international conference on Compilers, architecture, and synthesis for embedded systemsChip fabrication technology continues to plunge deeper into sub-micron levels requiring hardware designers to utilize ever-increasing amounts of logic and shorten design time. Toward that end, high-level languages such as C/C++ are becoming popular for ...
Comments