research-article

p264: open platform for designing parallel H.264/AVC video encoders on multi-core systems

Authors:

NOSSDAV '10: Proceedings of the 20th international workshop on Network and operating systems support for digital audio and video

Pages 81 - 86

https://doi.org/10.1145/1806565.1806586

Published: 02 June 2010 Publication History

Get Access

Abstract

A highly modular and configurable platform for designing parallel H.264 video encoders on multi-core processors is presented. Departing from the H.264/AVC reference software, preliminary optimizations were conducted and new data structures were developed, in order to support the encoder's parallelization and to confer the developed platform with a flexible, user configurable and highly scalable characteristics in what concerns the number of available cores to be used in the target concretization. After a careful assessment using different instantiations of the platform, the experimental results have shown that significant and close to linear speedups in what concerns the achieved frame-rate can be obtained, by simultaneously exploiting the several different parallelization models that are made available by this platform.

References

[1]

M. A. B. Ayed, A. Samet, and N. Masmoudi, H.264/AVC prediction modules complexity analysis, European Trans. on Telecommunications, 18:169--177, Aug. 2007.

Crossref

Google Scholar

[2]

A. Azevedo, B. Juurlink, C. Meenderinck, A. Terechko, J. Hoogerbrugge, M. Alvarez, A. Ramirez, and M. Valero, A highly scalable parallel implementation of H.264, Trans. on High-Performance Embedded Architectures and Compilers (HiPEAC), Sep. 2009.

Google Scholar

[3]

Y.-K. Chen, E. Q. Li, X. Zhou, and S. L. Ge, Implementation of H.264 encoder and decoder on personal computers, Journal of Visual Communications and Image Representations, 17(2):509--532, Apr. 2006.

Crossref

Google Scholar

[4]

Y.-K. Chen, X. Tian, S. Ge, and M. Girkar, Towards efficient multi-level threading of H.264 encoder on Intel hyper-threading architectures, In Proc. of Int. Parallel and Distributed Processing Symposium (IPDPS), pages 63--72, Apr. 2004.

Google Scholar

[5]

S. Hiratsuka, S. Goto, and T. Ikenaga, An ultra-low complexity motion estimation algorithm and its implementation of specific processor, In Proc. IEEE Int. Symposium on Circuits and Systems (ISCAS), May 2006.

Crossref

Google Scholar

[6]

S. Kim and M. Sunwoo, ASIP approach for implementation of H.264/AVC, Journal of Signal Processing Systems, 50(1):53--67, Jan. 2008.

Digital Library

Google Scholar

[7]

H. Mizosoe, D. Yoshida, and T. Nakamura, A single chip H.264/AVC HDTV encoder/decoder/transcoder system LSI, IEEE Transactions on Consumer Electronics, 53(2):630--635, May 2007.

Digital Library

Google Scholar

[8]

A. Rodríguez, A. González, and M. Malumbres, Hierarchical parallelization of an H.264/AVC video encoder, In Int. Conf. on Parallel Computing in Electrical Engineering (PARLEC), pages 363--368, 2006.

Digital Library

Google Scholar

[9]

T. Wiegand, G. J. Sullivan, G. Bjontegaard, and A. Luthra, Overview of the H.264/AVC video coding standard, Trans. on Circuits and Systems for Video Technology, 13:560--576, Jul. 2003.

Digital Library

Google Scholar

Cited By

View all

Bahri NGrandpierre TAyed MMasmoudi NAkil M(2017)Embedded Real-Time H264/AVC High Definition Video Encoder on TI's KeyStone Multicore DSPJournal of Signal Processing Systems10.1007/s11265-015-1098-x86:1(67-84)Online publication date: 1-Jan-2017
https://dl.acm.org/doi/10.1007/s11265-015-1098-x
Bahri NBelhadj NGrandpierre TAyed MMasmoudi NAkil M(2016)Real-time H264/AVC encoder based on enhanced frame level parallelism for smart multicore DSP cameraJournal of Real-Time Image Processing10.1007/s11554-014-0470-612:4(791-812)Online publication date: 1-Dec-2016
https://dl.acm.org/doi/10.1007/s11554-014-0470-6
Bahri NBelhadj NBen Ayed MMasmoudi NGrandpierre TAkil M(2015)Real-time H264/AVC high definition video encoder on a multicore DSP TMS320C6678International Conference on Computer Vision and Image Analysis Applications10.1109/ICCVIA.2015.7351893(1-6)Online publication date: Jan-2015
https://doi.org/10.1109/ICCVIA.2015.7351893
Show More Cited By

Index Terms

p264: open platform for designing parallel H.264/AVC video encoders on multi-core systems

Recommendations

Exploiting task and data parallelism in ILUPACK's preconditioned CG solver on NUMA architectures and many-core accelerators

Specialized implementations of ILUPACK's iterative solver for NUMA platforms.Specialized implementations of ILUPACK's iterative solver for many-core accelerators.Exploitation of task parallelism via OmpSs runtime (dynamic schedule).Exploitation of task ...
Fine-grain parallelism using multi-core, Cell/BE, and GPU Systems

Currently, we are facing a situation where applications exhibit increasing computational demands and where a large variety of parallel processor systems are available. In this paper we focus on exploiting fine-grain parallelism for three applications ...
Second Generation Quad-Core Intel Xeon Processors Bring 45 nm Technology and a New Level of Performance to HPC Applications
ICCS '08: Proceedings of the 8th international conference on Computational Science, Part I

The second generation of Quad-Core Intel® Xeon® processors was launched on November 12th 2007. In this paper we take a look at what the new 45 nm based Quad-Core Intel Xeon Processor brings to high performance computing. We compare an Intel Xeon 5300 ...

Comments

Information & Contributors

Information

Published In

NOSSDAV '10: Proceedings of the 20th international workshop on Network and operating systems support for digital audio and video

June 2010

138 pages

ISBN:9781450300438

DOI:10.1145/1806565

General Chair:
Dick C.A. Bulterman
Centrum Wiskunde & Informatic, The Netherlands
,
Program Chair:
Mohamed Hefeeda
Simon Fraser University, Canada

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

In-Cooperation

SIGCOMM: ACM Special Interest Group on Data Communication

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 02 June 2010

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Author Tags

Qualifiers

Research-article

Conference

NOSSDAV '10

Sponsor:

SIGMM

NOSSDAV '10: The 20th International Workshop on Network and Operating Systems Support for Digital Audio and Video

June 2 - 4, 2010

Amsterdam, The Netherlands

Acceptance Rates

Overall Acceptance Rate 118 of 363 submissions, 33%

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

14
Total Citations
View Citations
183
Total Downloads

Downloads (Last 12 months)1
Downloads (Last 6 weeks)0

Reflects downloads up to 05 Mar 2025

Other Metrics

View Author Metrics

Citations

Cited By

View all

Bahri NGrandpierre TAyed MMasmoudi NAkil M(2017)Embedded Real-Time H264/AVC High Definition Video Encoder on TI's KeyStone Multicore DSPJournal of Signal Processing Systems10.1007/s11265-015-1098-x86:1(67-84)Online publication date: 1-Jan-2017
https://dl.acm.org/doi/10.1007/s11265-015-1098-x
Bahri NBelhadj NGrandpierre TAyed MMasmoudi NAkil M(2016)Real-time H264/AVC encoder based on enhanced frame level parallelism for smart multicore DSP cameraJournal of Real-Time Image Processing10.1007/s11554-014-0470-612:4(791-812)Online publication date: 1-Dec-2016
https://dl.acm.org/doi/10.1007/s11554-014-0470-6
Bahri NBelhadj NBen Ayed MMasmoudi NGrandpierre TAkil M(2015)Real-time H264/AVC high definition video encoder on a multicore DSP TMS320C6678International Conference on Computer Vision and Image Analysis Applications10.1109/ICCVIA.2015.7351893(1-6)Online publication date: Jan-2015
https://doi.org/10.1109/ICCVIA.2015.7351893
Bahri NGrandpierre TBen Ayed MMasmoudi NAkil M(2014)GOP level parallelism implementation for real-time H264/AVC video encoder on multicore DSP TMS320C64722014 6th European Embedded Design in Education and Research Conference (EDERC)10.1109/EDERC.2014.6924378(152-156)Online publication date: Sep-2014
https://doi.org/10.1109/EDERC.2014.6924378
Belhadj NBen Ayed MMamsoudi NMarrakchi ZMeherz H(2014)MPSoC architecture for Component Level Parallelism of H.264/AVC intra prediction encoding chain on SoCLib platform2014 1st International Conference on Advanced Technologies for Signal and Image Processing (ATSIP)10.1109/ATSIP.2014.6834596(153-157)Online publication date: Mar-2014
https://doi.org/10.1109/ATSIP.2014.6834596
Sankaraiah SShuan LEswaran CAbdullah J(2014)Performance Optimization of Video Coding Process on Multi-Core Platform Using Gop Level ParallelismInternational Journal of Parallel Programming10.1007/s10766-013-0267-442:6(931-947)Online publication date: 1-Dec-2014
https://dl.acm.org/doi/10.1007/s10766-013-0267-4
Mei CLi MCao PAmin ALi CYang JDejonghe AVan der Perre LShi LPollin S(2013)Exploration of Full HD Media Decoding on a Software Defined Radio Baseband ProcessorIEEE Transactions on Signal Processing10.1109/TSP.2013.227046561:18(4438-4449)Online publication date: 1-Sep-2013
https://dl.acm.org/doi/10.1109/TSP.2013.2270465
Belhadj NTurki MMarrakchi ZBen Ayed MMasmoudi NMehrez H(2013)MPSoC architecture for H.264/AVC intra prediction chain on SoCLiB platform and FPGA technology14th International Conference on Sciences and Techniques of Automatic Control & Computer Engineering - STA'201310.1109/STA.2013.6783133(216-219)Online publication date: Dec-2013
https://doi.org/10.1109/STA.2013.6783133
Belhadj NBahri NAli Ben Ayed MMarrakchi ZMehrez H(2013)Data level parallelism for H264/AVC baseline intra-prediction chain on MPSoC10th International Multi-Conferences on Systems, Signals & Devices 2013 (SSD13)10.1109/SSD.2013.6564040(1-4)Online publication date: Mar-2013
https://doi.org/10.1109/SSD.2013.6564040
Jo SJo SSong Y(2012)Exploring parallelization techniques based on OpenMP in H.264/AVC encoder for embedded multi-core processorJournal of Systems Architecture: the EUROMICRO Journal10.1016/j.sysarc.2012.06.00558:9(339-353)Online publication date: 1-Oct-2012
https://dl.acm.org/doi/10.1016/j.sysarc.2012.06.005
Show More Cited By

View Options

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Full Access

Get this Publication

View options

PDF

View or Download as a PDF file.

PDF

eReader

View online with eReader.

eReader

Abstract

References

Cited By

Index Terms

Recommendations

Exploiting task and data parallelism in ILUPACK's preconditioned CG solver on NUMA architectures and many-core accelerators

Fine-grain parallelism using multi-core, Cell/BE, and GPU Systems

Second Generation Quad-Core Intel Xeon Processors Bring 45 nm Technology and a New Level of Performance to HPC Applications

Comments

Information

Published In

Sponsors

In-Cooperation

Publisher

Publication History

Permissions

Check for updates

Author Tags

Qualifiers

Conference

Acceptance Rates

Contributors

Other Metrics

Bibliometrics

Article Metrics

Other Metrics

Citations

Cited By

Login options

Full Access

View options

PDF

eReader

Share

Share this Publication link

Share on social media

Affiliations