ABSTRACT
No abstract available.
Index Terms
- SLIP: 10 years ago and 10 years from now
Recommendations
System-Level Design of Networks-on-Chip for Heterogeneous Systems-on-Chip
NOCS '17: Proceedings of the Eleventh IEEE/ACM International Symposium on Networks-on-ChipThe network-on-Chip (NoC) is a critical subsystem for many large-scale systems-on-chip (SoC). We present a complete framework for the design and optimization of NoCs at the system-level. By combining a library of pre-designed configurable NoC modules ...
System-level exploration of run-time clusterization for energy-efficient on-chip communication
NoCArc '09: Proceedings of the 2nd International Workshop on Network on Chip ArchitecturesSystem-level exploration of run-time power clusterization for energy-efficient on-chip communication is presented. Facilitated by multiple on-chip power-delivery-networks, areas of heavy or low traffics can be dynamically identified and adaptively ...
System-level design methodology enabling fast development of baseband MP-SoC for 4G small cell base station
DATE '14: Proceedings of the conference on Design, Automation & Test in Europe"Small Cell" is regarded as the solution to optimize 4G wireless networks with improved coverage and capacity and expected to be deploy in a large number. To meet performance requirements and special constraints on the cost and size, we design a ...
Comments