Cited By
View all- Ebrahimipour SGhavami BRaji M(2019)Adjacency criticality: a simple yet effective metric for statistical timing yield optimisation of digital integrated circuitsIET Circuits, Devices & Systems10.1049/iet-cds.2018.561613:7(979-987)Online publication date: 22-Oct-2019
- S RVasudevan V(2016)Efficient Algorithms for Discrete Gate Sizing and Threshold Voltage Assignment Based on an Accurate Analytical Statistical Yield GradientACM Transactions on Design Automation of Electronic Systems10.1145/289681921:4(1-27)Online publication date: 18-May-2016
- Kozhikkottu VVenkatesan RRaghunathan ADey S(2016)Emulation-Based Analysis of System-on-Chip Performance Under VariationsIEEE Transactions on Very Large Scale Integration (VLSI) Systems10.1109/TVLSI.2016.255124324:12(3401-3414)Online publication date: 1-Dec-2016
- Show More Cited By