G. Catlin
ABSTRACT
Current digital logic simulators running on engineering workstations lack capacity and speed. This paper discusses a hardware accelerator for a workstation simulator which addresses these problems. The accelerator runs 100x faster than its software counterpart and can simulate up to 1 million gates. The accelerator has been built and is being sold commercially. The architecture of the accelerator is similar to that of a classical dataflow machine. We describe the architecture of the machine and illustrate how it would simulate a simple circuit. We then briefly discuss the relationship between event driven simulation and dataflow.
- Deering85.Deering, Michael "Hardware and Software Architectures for Eiifcfent AI." in Proceedings AAAI-84, 1984.Google Scholar
- Krohn81.Krohn, Howard E. "Vector Coding Techniques for High Speed Dfgltal Simulation." Proceedings of the 15th Design Automation Conference, June 1981. Google ScholarDigital Library
- Pfister82.Pfister Gregory F. "The Yorktown Simulation Engine: Introduction." Proceedings of the 19th Design Automation Conference, June 1982. Google ScholarDigital Library
- Abramovici83.Abramovici et al. "A Logic Simulation Machine." IEEE Transactlons on CAD of Integrated Circuits and Systems, Vol.CAD-2, No.2. April 1983.Google Scholar
- Sasaki83.Sasaki et al. "Hal: A Block Level Hardware Logic Simulator" Proceedings of the 20st Design Automation Conference, June 1983. Google ScholarDigital Library
- Glazier84.Glazier et al. "Ultimate: A Hardware Logic Simulation Engine," Proceedings of the 21st Design Automation Conference, June 1984. Google ScholarDigital Library
- Paseman84.Paseman W.G. "Processing Data Flow Graphs on an Event Driven Simulator." Daisy Systems February 1984.Google Scholar
- Stoll85.Stoll, Peter A. "PMX: A Hardware Solution to the VLSI Model Availability Problem" Proceedings: ICCD '85 IEEE International Conference on Computer Design: VLSI in Computers, October 1985.Google Scholar
- Treleaven82.Treleaven P.C. et al. "Data Driven and Demand Driven Computer Architecture" Computing Surveys, Vol.14. No.1, March 1982. p114 Google ScholarDigital Library
Index Terms
- Hardware acceleration of logic simulation using a data flow microarchitecture
Recommendations
Hardware acceleration of logic simulation using a data flow microarchitecture
Current digital logic simulators running on engineering workstations lack capacity and speed. This paper discusses a hardware accelerator for a workstation simulator which addresses these problems. The accelerator runs 100x faster than its software ...
Transparent acceleration of program execution using reconfigurable hardware
DATE '15: Proceedings of the 2015 Design, Automation & Test in Europe Conference & ExhibitionThe acceleration of applications, running on a general purpose processor (GPP), by mapping parts of their execution to reconfigurable hardware is an approach which does not involve program's source code and still ensures program portability over ...
Fingerprint image processing acceleration through run-time reconfigurable hardware
To the best of the authors' knowledge, this is the first brief that implements a complete automatic fingerprint-based authentication system (AFAS) application under a dynamically partial self-reconfigurable field-programmable gate array (FPGA). The main ...
Comments