R. Iris Bahar
Gary D. Hachtel
ABSTRACT
Power dissipation in technology mapped circuits can be reduced by performing gate re-sizing. Recently we have proposed a symbolic procedure which exploits the compactness of the ADD data structure to accurately calculate the arrival times at each node of a circuit for any primary input vector. In this paper we extend our timing analysis tool to the symbolic calculation of required times and slacks, and we use this information to identify gates of the circuits that can be re-sized. The nice feature of our approach is that it takes into account the presence of false paths naturally. As shown by the experimental results, circuits re-synthesized with the technique we present in this paper are guaranteed to be at least as fast as the original implementations, but smaller and substantially less power-consuming.
- 1.A.P. Chandrakasan, S. Sheng, R. W. Brodersen, "Low-Power CMOS Digital Design," IEEE Journal of Solid-State Circuits, Vol. 27, No. 4, pp. 473-484, April 1992.Google Scholar
Cross Ref
- 2.C. Y. Tsui, M. Pedram, A. M. Despain, "Technology Decomposition and Mapping Targeting Low Power Dissipation," DAC-30: ACM/IEEE Design Automation Conference, pp. 68-73, Dallas, TX, June 1993. Google ScholarDigital Library
- 3.V. Tiwari, P. Ashar, S. Malik, "Technology Mapping for Low Power," DAC-30: ACIVI/IEEE Design Automation Conference, pp. 74-79, Dallas, TX, June 1993. Google ScholarDigital Library
- 4.B. Lin, H. de Man, "Low-Power Driven Technology Mapping under Timing Constraints," ICCD'93: IEEE International Conference on Circuits Design, pp. 421-427, Cambridge, MA, October 1993.Google Scholar
- 5.R. I. Bahar, H. Cho, G. D. Hachtel, E. Macii, F. Somenzi, "Timing Analysis of Combinational Circuits using ADDs," EDAC-94: IEEE European Conference on Design Automation, Paris, France, February 1994.Google Scholar
- 6.R. I. Bahar, E. A. Frohm, C. M. Gaona, G. D. Hachtel, E. Macii, A. Pardo, F. Somenzi, "Algebraic Decision Diagrams and their Applications," ICCAD-93: ACM/I0EEE International Conference on Computer Aided Design, pp. 188-191, Santa Clara, CA, November 1993. Google ScholarDigital Library
- 7.S. Yang, "Logic Synthesis and Optimization Benchmarks User Guide Version 3.0," Technical Report, Microelectronics Center of North Carolina, Research Triangle Park, NC, January 1991.Google Scholar
- 8.F. N. Najm, "Transition Density, a Stochastic Measure of Activity in Digital Circuits," DAC-28: ACM/IEEE Design Automation Conference, pp. 644-649, San Francisco, CA, June 1991. Google ScholarDigital Library
- 9.A. Ghosh, S. Devadas, K. Keutzer, J. White, "Estimation of Average Switching Activity in Combinational and Sequential Circuits," DAC-29: ACM/IEEE Design Automation Conference, pp. 253-259, Anaheim, CA, June 1992. Google ScholarDigital Library
- 10.E. M. Sentovich, K. J. Singh, C. W. Moon, H. Savoj, 1%. K. Brayton, A. Sangiovanni-Vincentelli, "Sequential Circuits Design Using Synthesis and Optimization," ICCD-92: IEEE International Conference on Computer Design, pp. 328-333, Cambridge, MA, October 1992. Google ScholarDigital Library
- 11.A. Saldanha, R. K. Brayton, A. L. Sangiovanni-Vincentelli, "Circuit Structure Relations to Redundancy and Delay: The KMS Algorithm Revisited," DAC-29: ACM/IEEE Design Automation Conference, pp. 245-248, Anaheim, CA, June 1992. Google ScholarDigital Library
Index Terms
- A symbolic method to reduce power consumption of circuits containing false paths
Recommendations
Symbolic timing analysis and resynthesis for low power of combinational circuits containing false paths
This paper presents applications of algebraic decision diagrams (ADDs) to timing analysis and resynthesis for low power of combinational CMOS circuits. We first propose a symbolic algorithm to perform true delay calculation of a technology mapped ...
Low-power domino circuits using NMOS pull-up on off-critical paths
ASP-DAC '05: Proceedings of the 2005 Asia and South Pacific Design Automation ConferenceDomino logic is used extensively in high speed microprocessor datapath design. Although domino gates have small propagation delay, they consume relatively more power. We propose a scheme to reduce the power consumption of combinational domino logic ...
Estimating worst-case power consumption of CMOS circuits modeled as symbolic neural networks
GLSVLSI '95: Proceedings of the Fifth Great Lakes Symposium on VLSI (GLSVLSI'95)In this paper we propose a new approach to the problem of estimating worst-case power consumption of CMOS combinational circuits based on neural models. Given the gate level description of a circuit, we build the corresponding neural network, we store ...
Comments