skip to main content
10.1145/1947940.1947986acmotherconferencesArticle/Chapter ViewAbstractPublication PagesicccsConference Proceedingsconference-collections
research-article

Performance optimization of CNFET for ultra-low power reconfigurable architecture

Published:12 February 2011Publication History

ABSTRACT

The designers of field programmable gate array (FPGAs) always devote to optimize the chip performance. The fabrication cost of ASICs is rising exponentially in deep submicron and hence it is important to investigate ways of reducing FPGA power consumption so that they can also deploy in place of ASICs in portable energy constrained applications. Minimum energy delay point occurs in subthreshold region and subthreshold operation of circuits shows order of power saving over superthreshold circuits. Therefore, it is also important to investigate the possibility of extending the use of FPGA even in subthreshold region for ultra low power applications. This paper investigates the subthreshold performance of a basic FPGA building block-a Look up Table (LUT). It presents the performance optimization of CNFET based fully encoded three inputs LUT in deep submicron (DSM) region for delay, power dissipation and switching energy. Proposed multi-chirality LUT implementation shows significant advantages in delay as well as switching energy.

References

  1. Fei Li, Yan Lin, Lei He, Field programmability of Supply Voltage for FPGA Power Reduction, IEEE tranjection on Computer aided Design of Integrated circuits and Systems, Vol. 26, No. 4, April 2004 Google ScholarGoogle ScholarDigital LibraryDigital Library
  2. Pradeep S. Nair, Santosh Koppa and Eugene B. John, A Comparative Analysis of Coarse-grain and Fine grain Power Gating for FPGA Lookup Tables, IEEE 2009.Google ScholarGoogle Scholar
  3. Li Wang, Matthew French, Azadeh Davoodi, and Deepak Agarwal, FPGA Dynamic Power Minimization through Placement and Routing Constraints, EURASIP Journal on Embedded Systems, January 1, 2006. Google ScholarGoogle ScholarDigital LibraryDigital Library
  4. Navid Azizi and Farid N. Najm, Table Leakage Reduction for FPGAs, IEEE Custom Integrated Circuits Conference (CICC), September 2005.Google ScholarGoogle Scholar
  5. Sumeet kumar Gupta, Arijit raychowdhury, Kaushik Roy, Digital Computation in Subthreshold Region for Ultra-Power Operation: A Device--Circuit-Architecture Co-design perspective, Proc. Of the IEEE, vol. 98, No. 2, February 2010Google ScholarGoogle Scholar
  6. R. Vaddi, S. Dasguta and R. P. Agarwal, Device and Circuit Design challenges in the Digital Subthreshold Region for Ultralow--Power Applications, Hindwai publishing corporation, VLSI design, Vol. 2009. Google ScholarGoogle ScholarDigital LibraryDigital Library
  7. Alicewang, Benton calhoun, Anantha P. Chandrakasan, Sub-threshold Design for ultra low-Power Systems, Springer publicationGoogle ScholarGoogle Scholar
  8. Hendrawan Soeleman, Kaushik Roy and Bipul C. Paul, Robust Subthreshold Logic for Ultra-Low Power operation, IEEE transactions on very large scale Integration (VLSI) system, Vol. 9, No. 1, Feb. 2001. Google ScholarGoogle ScholarDigital LibraryDigital Library
  9. International Tech. roadmap for semi., 2005Google ScholarGoogle Scholar
  10. J. Deng and H.-S.P. Wong, A compact SPICE model for carbon nanotubes field effect transistors including non-idealities and its application-part I: Model of the intrinsic channel region, Trans. IEEE Electron Devices, vol. 54, no. 12, pp. 3186--3194, Dec. 2007Google ScholarGoogle ScholarCross RefCross Ref
  11. M. Dresselhaus, G. Dresselhaus, and Ph. Avouris, Carbon Nanotubes: Synthesis, Structure Properties and Applications, Editor (Springer-Verlag, berlin, 2001).Google ScholarGoogle Scholar
  12. H. S. P. Wong, J. Deng, A. Hazeghi, T. Krishnamohan, G. C. Wan, Carbon nanotubes transistor circuits-models and tools for design and performance optimization, ICCAD, pp. 651--654 Google ScholarGoogle ScholarDigital LibraryDigital Library
  13. Nishant Patil, Jie deng, subhasish Mistra and H.-S. Philip Wong, Circuit-level performnace benchmarking and scalability analysis of carbon nanotube transistor circuits, IEEE transaction on Nanotechnology, Vol. 8, No. 1, pp. 37--45, Jan. 2009. Google ScholarGoogle ScholarDigital LibraryDigital Library
  14. Xilinx, Inc., Datasheet: Vertex-4, 2005.Google ScholarGoogle Scholar
  15. Wayne Wolf, FPGA-Based System Design, Pearson education.Google ScholarGoogle Scholar
  16. Jan M. Rabaey, Anatha Chandrakasan, Borivoje Nikolic, Digital Integrated circuits--A design perspective, Prentice Hall. Google ScholarGoogle ScholarDigital LibraryDigital Library

Index Terms

  1. Performance optimization of CNFET for ultra-low power reconfigurable architecture

    Recommendations

    Comments

    Login options

    Check if you have access through your login credentials or your institution to get full access on this article.

    Sign in
    • Published in

      cover image ACM Other conferences
      ICCCS '11: Proceedings of the 2011 International Conference on Communication, Computing & Security
      February 2011
      656 pages
      ISBN:9781450304641
      DOI:10.1145/1947940

      Copyright © 2011 ACM

      Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

      Publisher

      Association for Computing Machinery

      New York, NY, United States

      Publication History

      • Published: 12 February 2011

      Permissions

      Request permissions about this article.

      Request Permissions

      Check for updates

      Qualifiers

      • research-article
    • Article Metrics

      • Downloads (Last 12 months)2
      • Downloads (Last 6 weeks)1

      Other Metrics

    PDF Format

    View or Download as a PDF file.

    PDF

    eReader

    View online with eReader.

    eReader