ABSTRACT
The designers of field programmable gate array (FPGAs) always devote to optimize the chip performance. The fabrication cost of ASICs is rising exponentially in deep submicron and hence it is important to investigate ways of reducing FPGA power consumption so that they can also deploy in place of ASICs in portable energy constrained applications. Minimum energy delay point occurs in subthreshold region and subthreshold operation of circuits shows order of power saving over superthreshold circuits. Therefore, it is also important to investigate the possibility of extending the use of FPGA even in subthreshold region for ultra low power applications. This paper investigates the subthreshold performance of a basic FPGA building block-a Look up Table (LUT). It presents the performance optimization of CNFET based fully encoded three inputs LUT in deep submicron (DSM) region for delay, power dissipation and switching energy. Proposed multi-chirality LUT implementation shows significant advantages in delay as well as switching energy.
- Fei Li, Yan Lin, Lei He, Field programmability of Supply Voltage for FPGA Power Reduction, IEEE tranjection on Computer aided Design of Integrated circuits and Systems, Vol. 26, No. 4, April 2004 Google ScholarDigital Library
- Pradeep S. Nair, Santosh Koppa and Eugene B. John, A Comparative Analysis of Coarse-grain and Fine grain Power Gating for FPGA Lookup Tables, IEEE 2009.Google Scholar
- Li Wang, Matthew French, Azadeh Davoodi, and Deepak Agarwal, FPGA Dynamic Power Minimization through Placement and Routing Constraints, EURASIP Journal on Embedded Systems, January 1, 2006. Google ScholarDigital Library
- Navid Azizi and Farid N. Najm, Table Leakage Reduction for FPGAs, IEEE Custom Integrated Circuits Conference (CICC), September 2005.Google Scholar
- Sumeet kumar Gupta, Arijit raychowdhury, Kaushik Roy, Digital Computation in Subthreshold Region for Ultra-Power Operation: A Device--Circuit-Architecture Co-design perspective, Proc. Of the IEEE, vol. 98, No. 2, February 2010Google Scholar
- R. Vaddi, S. Dasguta and R. P. Agarwal, Device and Circuit Design challenges in the Digital Subthreshold Region for Ultralow--Power Applications, Hindwai publishing corporation, VLSI design, Vol. 2009. Google ScholarDigital Library
- Alicewang, Benton calhoun, Anantha P. Chandrakasan, Sub-threshold Design for ultra low-Power Systems, Springer publicationGoogle Scholar
- Hendrawan Soeleman, Kaushik Roy and Bipul C. Paul, Robust Subthreshold Logic for Ultra-Low Power operation, IEEE transactions on very large scale Integration (VLSI) system, Vol. 9, No. 1, Feb. 2001. Google ScholarDigital Library
- International Tech. roadmap for semi., 2005Google Scholar
- J. Deng and H.-S.P. Wong, A compact SPICE model for carbon nanotubes field effect transistors including non-idealities and its application-part I: Model of the intrinsic channel region, Trans. IEEE Electron Devices, vol. 54, no. 12, pp. 3186--3194, Dec. 2007Google ScholarCross Ref
- M. Dresselhaus, G. Dresselhaus, and Ph. Avouris, Carbon Nanotubes: Synthesis, Structure Properties and Applications, Editor (Springer-Verlag, berlin, 2001).Google Scholar
- H. S. P. Wong, J. Deng, A. Hazeghi, T. Krishnamohan, G. C. Wan, Carbon nanotubes transistor circuits-models and tools for design and performance optimization, ICCAD, pp. 651--654 Google ScholarDigital Library
- Nishant Patil, Jie deng, subhasish Mistra and H.-S. Philip Wong, Circuit-level performnace benchmarking and scalability analysis of carbon nanotube transistor circuits, IEEE transaction on Nanotechnology, Vol. 8, No. 1, pp. 37--45, Jan. 2009. Google ScholarDigital Library
- Xilinx, Inc., Datasheet: Vertex-4, 2005.Google Scholar
- Wayne Wolf, FPGA-Based System Design, Pearson education.Google Scholar
- Jan M. Rabaey, Anatha Chandrakasan, Borivoje Nikolic, Digital Integrated circuits--A design perspective, Prentice Hall. Google ScholarDigital Library
Index Terms
Performance optimization of CNFET for ultra-low power reconfigurable architecture
Recommendations
Performance analysis of FPGA interconnect fabric for ultra-low power applications
ICCCS '11: Proceedings of the 2011 International Conference on Communication, Computing & SecurityFabrication cost of ASICs is increases rapidly for deep submicron technology. It is important to explore the different techniques to reduce the FPGA power consumption so that in future they can also be deploy in place of ASICs in portable energy ...
CNFET Based Ultra-Low-Power Schmitt Trigger SRAM for Internet of Things (IoT) Applications
AbstractThis paper presents Carbon Nanotube FET (CNFET) based ultra-low-power Schmitt trigger SRAM designs which can operate at voltage levels as low as 200 mV, with high Static Noise Margins (STM) of 100–120 mV. The hysteresis in the STM curve of the ...
High speed interconnect through device optimization for subthreshold FPGA
Field programmable gate array (FPGA) consumes a significant amount of static and dynamic power due to the presence of additional logic for providing more flexibility as compared to application specific integrated circuits (ASICs). The fabrication cost ...
Comments