skip to main content
10.1145/2024724.2024890acmconferencesArticle/Chapter ViewAbstractPublication PagesdacConference Proceedingsconference-collections
research-article

Device modeling and system simulation of nanophotonic on-chip networks for reliability, power and performance

Published: 05 June 2011 Publication History

Abstract

The nanophotonic network promises improved communications between cores in many-core systems. This paper discusses a novel modeling and simulation methodology. This infrastructure can compare performance, power consumption and reliability of nanophotonic network designs. Phenomenologically determined transfer-matrix device models are employed to characterize network performance under realistic multi-threaded applications, optical power transmission across the full wevelength-division multiplexing spectrum, and network reliability as affected by fabrication-induced process variation and run-time system thermal effects. Five recently proposed networks are analyzed to better elucidate advantages and limitations.

References

[1]
J. Owen, et al., "Research challenges for on-chip interconnection networks" Micro, IEEE, vol. 27, no. 5, pp. 96--108, Sept. 2007.
[2]
R. G. Beausoleil, et al. "Nanoelectronic and nanophotonic interconnect," Proceedings of the IEEE, vol. 96(2), pp. 230--247, 2008.
[3]
D. Vantrease, et al., "Corona System implications of emerging nanophotonic technology," in Proc. Int. Symp. Computer Architecture, 2008, pp. 153--164.
[4]
M. Petracca, et al., "Design exploration of optical interconnection networks for chip multiprocessors," in Proceedings of IEEE Symposium of High Performance Interconnects, 2008, pp. 31--40.
[5]
A. Joshi, et al., "Silicon-photonic clos networks for global on-chip communication," in Proc. Int. Symp. Networks-on-Chip, May 2009, pp. 124--133.
[6]
N. Kirman, et al., "Leveraging optical technology in future bus-based chip multiprocessors," in Proceedings of Internationa Symposium on Microarchitecture, 2006, pp. 492--503.
[7]
Z. Li, et al., "Global on-chip coordination at light speed," IEEE Design & Test of Computers, vol. 27, no. 4, pp. 54--67, July 2010.
[8]
J. Chan, et al., "Phoenixsim: A simulator for physical-layer analysis of chip-scale photonic interconnection networks," in Proc. Design, Automation & Test in Europe Conf., Mar. 2010, pp. 691--696.
[9]
D. Ding and D. Z. Pan, "OIL: a nano-photonics optical interconnect library for a new photonic networks-on-chip architecture," in Proc. of Int. Wkshp. on System level interconnect prediction, 2009, pp. 11--18.
[10]
"ePIXfab," http://www.epixfab.eu/.
[11]
Q. Xu, et al., "Cascaded silicon micro-ring modulators for WDM optical interconnection," Optics Express, vol. 14, no. 20, pp. 9430--9435, 2006.
[12]
A. Prabhu, et al., "Ultracompact SOI microring add-drop filter with wide bandwidth and wide FSR," Photonics Technology Letters, IEEE, vol. 21, no. 10, pp. 651--653, May 2009.
[13]
N. Sherwood-Droz, et al., "Optical 4x4 hitless slicon router for optical networks-on-chip (NoC)," Opt. Express, vol. 16, no. 20, pp. 15915--15922, 2008.
[14]
Z. Li, et al., "Reliability modeling and management of nanophotonic on-chip networks," IEEE Trans. VLSI Systems, 2011, in press.
[15]
S. Manipatruni, et al., "Wide temperature range operation of micrometerscale silicon electro-optic modulators," Opt. Lett., vol. 33, no. 19, pp. 2185--2187, 2008.
[16]
R. K. Dokania and A. B. Apsel, "Analysis of challenges for on-chip optical interconnects," in Proc. Great Lakes Symp. VLSI, 2009, pp. 275--280.
[17]
L. Zhang, et al., "On-chip interconnect analysis of performance and energy metrics under different design goals," IEEE Trans. VLSI Systems, vol. 19, no. 3, pp. 520--524, Mar. 2011.
[18]
X. Chen, et al., "Matrix analysis of nanophotonic devices," in Proc. Int. Conf. on Fiber Optics and Photonics, Dec. 2010.
[19]
C. H. Cox, Analog Optical Links: Theory and Practice. Cambridge University Press, 2006.
[20]
X. Zheng, et al., "A sub-picojoule-per-bit cmos photonic receiver for densely integrated systems," Opt. Express, vol. 18, no. 1, pp. 204--211, Jan 2010.
[21]
N. L. Binkert, et al., "The M5 simulator: Modeling networked systems," IEEE Micro, vol. 26, no. 4, pp. 52--60, 2006.
[22]
C. Bienia, et al., "The PARSEC benchmark suite: Characterization and architectural implications," in Proc. Int. Conf. Parallel Architectures and Compilation Techniques, Oct. 2008.
[23]
"SPLASH2 website," http://www-flash.stanford.edu/apps/SPLASH/.
[24]
D. Brooks, V. Tiwari, and M. Martonosi, "Wattch: A framework for architectural-level power analysis and optimizations," in Proc. Int. Symp. Computer Architecture, June 2000, pp. 83--94.
[25]
Y. Yang, et al., "ISAC: Integrated space and time adaptive chip-package thermal analysis," IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems, pp. 86--99, Jan. 2007.
[26]
"Orion 2.0: A power-performance simulator for interconnection networks," http://www.princeton.edu/~peh/orion.html.
[27]
X. Zheng, et al., "Ultra-low-energy all-cmos modulator integrated with driver," Opt. Express, vol. 18, no. 3, pp. 3059--3070, Feb 2010.
[28]
M. Mohamed, et al., "Power-efficient variation-aware photonic on-chip network management," in Proc. Int. Symp. Low Power Electronics & Design, 2010, pp. 31--36.

Cited By

View all
  • (2019)Low-overhead thermally resilient optical network-on-chip architectureNano Communication Networks10.1016/j.nancom.2019.03.001Online publication date: Mar-2019
  • (2016)A Comparative Analysis of Front-End and Back-End Compatible Silicon Photonic On-Chip InterconnectsProceedings of the 18th System Level Interconnect Prediction Workshop10.1145/2947357.2947362(1-8)Online publication date: 4-Jun-2016
  • (2014)New Path-Setup Method for Optical Network-on-ChipETRI Journal10.4218/etrij.14.0113.067536:3(367-373)Online publication date: 1-Jun-2014
  • Show More Cited By

Index Terms

  1. Device modeling and system simulation of nanophotonic on-chip networks for reliability, power and performance

    Recommendations

    Comments

    Information & Contributors

    Information

    Published In

    cover image ACM Conferences
    DAC '11: Proceedings of the 48th Design Automation Conference
    June 2011
    1055 pages
    ISBN:9781450306362
    DOI:10.1145/2024724
    Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

    Sponsors

    Publisher

    Association for Computing Machinery

    New York, NY, United States

    Publication History

    Published: 05 June 2011

    Permissions

    Request permissions for this article.

    Check for updates

    Author Tags

    1. networks-on chip
    2. silicon photonics

    Qualifiers

    • Research-article

    Funding Sources

    Conference

    DAC '11
    Sponsor:

    Acceptance Rates

    Overall Acceptance Rate 1,770 of 5,499 submissions, 32%

    Upcoming Conference

    DAC '25
    62nd ACM/IEEE Design Automation Conference
    June 22 - 26, 2025
    San Francisco , CA , USA

    Contributors

    Other Metrics

    Bibliometrics & Citations

    Bibliometrics

    Article Metrics

    • Downloads (Last 12 months)7
    • Downloads (Last 6 weeks)0
    Reflects downloads up to 06 Jan 2025

    Other Metrics

    Citations

    Cited By

    View all
    • (2019)Low-overhead thermally resilient optical network-on-chip architectureNano Communication Networks10.1016/j.nancom.2019.03.001Online publication date: Mar-2019
    • (2016)A Comparative Analysis of Front-End and Back-End Compatible Silicon Photonic On-Chip InterconnectsProceedings of the 18th System Level Interconnect Prediction Workshop10.1145/2947357.2947362(1-8)Online publication date: 4-Jun-2016
    • (2014)New Path-Setup Method for Optical Network-on-ChipETRI Journal10.4218/etrij.14.0113.067536:3(367-373)Online publication date: 1-Jun-2014
    • (2014)Reliability-Aware Design Flow for Silicon Photonics On-Chip InterconnectIEEE Transactions on Very Large Scale Integration (VLSI) Systems10.1109/TVLSI.2013.227838322:8(1763-1776)Online publication date: Aug-2014
    • (2013)Process variation in silicon photonic devicesApplied Optics10.1364/AO.52.00763852:31(7638)Online publication date: 31-Oct-2013
    • (2013)TWC-based approach for improving communication reliability in Optical Network-on-Chip2013 IEEE International Conference of IEEE Region 10 (TENCON 2013)10.1109/TENCON.2013.6719009(1-4)Online publication date: Oct-2013
    • (2013)Wavelength assignment in Optical Network-on-Chip: Design and performance2013 IEEE International Conference of IEEE Region 10 (TENCON 2013)10.1109/TENCON.2013.6718959(1-4)Online publication date: Oct-2013
    • (2013)Power Allocation Method for TDM-Based Optical Network on ChipIEEE Photonics Technology Letters10.1109/LPT.2013.225771825:10(973-976)Online publication date: May-2013
    • (2011)Modeling and analysis of micro-ring based silicon photonic interconnect for embedded systemsProceedings of the seventh IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis10.1145/2039370.2039406(227-236)Online publication date: 9-Oct-2011

    View Options

    Login options

    View options

    PDF

    View or Download as a PDF file.

    PDF

    eReader

    View online with eReader.

    eReader

    Media

    Figures

    Other

    Tables

    Share

    Share

    Share this Publication link

    Share on social media