Douglas W. Clark
Joel S. Emer
Abstract
A virtual-address translation buffer (TB) is a hardware cache of recently used virtual-to-physical address mappings. The authors present the results of a set of measurements and simulations of translation buffer performance in the VAX-11/780. Two different hardware monitors were attached to VAX-11/780 computers, and translation buffer behavior was measured. Measurements were made under normal time-sharing use and while running reproducible synthetic time-sharing work loads. Reported measurements include the miss ratios of data and instruction references, the rate of TB invalidations due to context switches, and the amount of time taken to service TB misses. Additional hardware measurements were made with half the TB disabled. Trace-driven simulations of several programs were also run; the traces captured system activity as well as user-mode execution. Several variants of the 11/780 TB structure were simulated.
- 1 ALPERT, D., CARBERRY, D., YAMAMURA, M., CHOW, Y., AND MAK, P. 32-bit processor chip integrates major system functions. Electronics 56, 14 (July 14, 1983), 113-119.Google Scholar
- 2 CASE, R. P., AND PADEGS, A. Architecture of the IBM System/370. Commun. ACM 21, 1 (Jan. 1978), 73-96. Google Scholar
- 3 CLARK, D.W. Cache performance in the VAX-11/780. ACM Trans. Comput. Syst. 1, 1 (Feb. 1983), 24-37. Google Scholar
- 4 DENNING, P.J. On modeling program behavior. In Proceedings of the Spring Joint Computer Conference, Volume 40. AFIPS Press, Arlington, Va., 1972, pp. 937-944.Google Scholar
- 5 DIGITAL EQUIPMENT CORP. TB/Cache/SBI Control technical description--VAX-11/780 implementation. Doc. No. EK-MM780-TD-001, Digital Equipment Corp., Maynard, Mass., Apr. 1978.Google Scholar
- 6 DIGITAL EQUIPMENT CORP. VAX/VMS internals and data structures. Doc. No. AA-K785A- TE, Digital Equipment Corp., Maynard, Mass., 1981.Google Scholar
- 7 DIGITAL EQUIPMENT CORP. VAX-11 architecture reference manual. Doc. No. EK-VAXAR-RM- 001, Digital Equipment Corp., Maynard, Mass., May 1982.Google Scholar
- 8 EMER, J. S., and CLARK, D.W. A characterization of processor performance in the VAX-11/ 780. In Proceedings of the 11th Annual Symposium on Computer Architecture (Ann Arbor, Mich., June 5-7). IEEE, New York, 1984, pp. 301-310. Google Scholar
- 9 GREENBAUM, H.J. A simulator of multiple interactive users to drive a time-shared computer system. Master's thesis, Project MAC Rep. MAR-TR-54, MIT, Cambridge, Mass., Oct. 1968. Google Scholar
- 10 INTEL CORP. Intel iAPX 432 general data processor architecture reference manual, preliminary ed. Intel Corp., Aloha, Oreg., 1981.Google Scholar
- 11 JAIN, R.K. Workload characterization using image accounting. In Proceedings of the Computer Performance Evaluation Users Group 18th Meeting (Washington, D.C., Oct.). National Bureau of Standards, Washington, D.C., 1982, pp. 111-120.Google Scholar
- 12 KAPLAN, K. R., and WINDER, R.O. Cache-based computer systems. IEEE Computer 6, 3 (Mar. 1973), 30-36.Google Scholar
- 13 LEVY, H. M., and ECKHOUSE, R. H. Computer Programming and Architecture: The VAX-11. Digital Press, Bedford, Mass., 1980. Google Scholar
- 14 LEVY, H. M., and LIPMAN, P.H. Virtual memory management in the VAX/VMS operating system. IEEE Computer 15, 3 (Mar. 1982), 35-41.Google Scholar
- 15 MCDANIEL, G. An analysis of a mesa instruction set using dynamic instruction frequencies. In Symposium on Architectural Support for Programming Languages and Operating Systems (Palo Alto, Calif., Mar. 1-3). ACM, New York, 1982, pp. 167-176. Google Scholar
- 16 PEUTO, B. L., AND SHUSTEK, L.J. An instruction timing model of CPU performance. In Proceedings of the 4th Annual Symposium on Computer Architecture, (Silver Spring, Md., Mar. 23-25). IEEE, New York, 1977, pp. 165-178. Google Scholar
- 17 SATYANARAYANAN, M., and BHANDARKAR, D. Design trade-offs in VAX-11 translation buffer organization. IEEE Computer 14, 12 (Dec. 1981), 103-111.Google Scholar
- 18 SCHROEDER, M.D. Performance of the GE-645 associative memory while Multics is in operation. In Proceedings of the ACM SIGOPS Workshop on System Performance Evaluation (Cambridge, Mass., Apr.). ACM, New York, 1971, pp. 227-245. Google Scholar
- 19 SMITH, A.J. Cache memories. ACM Comput. Surv. 14, 3 (Sept. 1982), 473-530. Google Scholar
- 20 STRECKER, W.D. VAX-11/780--A virtual address extension for the PDP-11 family computers. In Proceedings of the National Computer Conference, vol. 47, AFIPS Press, Reston, Va., 1978.Google Scholar
- 21 WATKINS, S. W. and ABRAMS, M.D. Survey of remote terminal emulators. NBS Special Pub. 500-4, Apr. 1977.Google Scholar
- 22 WIECEK, C. A. A case study of VAX-11 instruction set usage for compiler execution. In Symposium on Architectural Support for Programming Languages and Operating Systems (Palo Alto, Calif., Mar. 1-3). ACM, New York, 1982, pp. 177-184. Google Scholar
Index Terms
- Performance of the VAX-11/780 translation buffer: simulation and measurement
Recommendations
Translation-Lookaside Buffer Consistency
Nine solutions to the cache consistency problem for shared-memory multiprocessors with multiple translation-lookaside buffers (TLBs) are described. A TLB's function is defined, and it is shown how TLB inconsistency arises in uniprocessor and ...
A dual processor VAX 11/780
This paper describes the design of a dual processor VAX 11/780 built at the Purdue University Electrical Engineering School. It covers the conversion of a standard single processor VAX 11/780 into a dual processor system. A detailed description of ...
SRM-buffer: an OS buffer management technique to prevent last level cache from thrashing in multicores
EuroSys '11: Proceedings of the sixth conference on Computer systemsBuffer caches in operating systems keep active file blocks in memory to reduce disk accesses. Related studies have been focused on how to minimize buffer misses and the caused performance degradation. However, the side effects and performance ...
Comments