Krit Athikulwongse
ABSTRACT
In this paper, we propose two methods used in 3D IC placement that effectively exploit the die-to-die thermal coupling in the stack. First, TSVs are spread on each die to reduce the local power density and vertically aligned across dies simultaneously to increase thermal conductivity to the heatsink. Second, we move high-power logic cells to the location that has higher conductivity to the heatsink while moving TSVs in the upper dies so that high-power cells are vertically overlapping below the TSVs. These methods are employed in a force-directed 3D placement successfully and outperform several state-of-the-art placers published in recent literature.
- J. Cong, G. Luo, and Y. Shi. Thermal-aware cell and through-silicon-via co-placement for 3D ICs. In Proc. ACM Design Automation Conf., pages 670--675, San Diego, CA, Jun. 5--9 2011. Google Scholar
Digital Library
- B. Goplen and S. Sapatnekar. Efficient thermal placement of standard cells in 3D ICs using a force directed approach. In Proc. IEEE Int. Conf. on Computer-Aided Design, pages 86--89, San Jose, CA, Nov. 9--13 2003. Google ScholarDigital Library
- B. Goplen and S. Sapatnekar. Placement of 3D ICs with thermal and interlayer via considerations. In Proc. ACM Design Automation Conf., pages 626--631, San Diego, CA, June 4--8 2007. Google ScholarDigital Library
- D. H. Kim, K. Athikulwongse, and S. K. Lim. A study of through-silicon-via impact on the 3D stacked IC layout. In Proc. IEEE Int. Conf. on Computer-Aided Design, pages 674--680, San Jose, CA, Nov. 2--5 2009. Google ScholarDigital Library
- B. Obermeier and F. M. Johannes. Temperature-aware global placement. In Proc. Asia and South Pacific Design Automation Conf., pages 143--148, Yokohama, Japan, Jan. 27--30 2004. Google ScholarDigital Library
- M. Pathak, Y.-J. Lee, T. Moon, and S. K. Lim. Through-silicon-via management during 3D physical design: When to add and how many? In Proc. IEEE Int. Conf. on Computer-Aided Design, pages 387--394, San Jose, CA, Nov. 7--11 2010. Google ScholarDigital Library
- P. Spindler, U. Schlichtmann, and F. M. Johannes. Kraftwerk2--A fast force-directed quadratic placement approach using an accurate net model. IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, 27(8):1398--1411, Aug. 2008. Google ScholarDigital Library
Index Terms
- Exploiting die-to-die thermal coupling in 3D IC placement
Recommendations
Analysis and mitigation of lateral thermal blockage effect of through-silicon-via in 3D IC designs
ISLPED '11: Proceedings of the 17th IEEE/ACM international symposium on Low-power electronics and designThe three-dimensional integrated circuits (3D ICs) offer performance advantages thanks to the increased bandwidth and reduced wire-length enabled by through-silicon-via structures (TSVs). Traditionally TSVs have been considered to improve the thermal ...
Thermal assessment of copper through silicon via in 3D IC
Thermal management in 3D IC is an important factor in terms of IC performance and reliability. In this study, the feasibility of Cu TSV as a heat dissipation path was experimentally investigated. Si wafers with or without Cu TSV were point-heated at ...
Multi-scale Simulation Methodology for Stress Assessment in 3D IC: Effect of Die Stacking on Device Performance
Potential challenges with managing mechanical stress distributions and the consequent effects on device performance for advanced 3D integrated circuit (IC) technologies are outlined. A set of physics-based compact models for a multi-scale simulation, to ...
Comments