Harsha Sathyamurthy
Sachin S. Sapatnekar
ABSTRACT
Abstract: An algorithm for unifying the techniques of gate sizing and clock skew optimization for acyclic pipelines is presented. In the design of circuits under very tight timing specifications, the area overhead of gate sizing can be considerable. The procedure utilizes the idea of cycle-borrowing using clock skew optimization to relax the stringency of the timing specification on the critical stages of the pipeline. Experimental results verify that cycle-borrowing using sizing+skew results in a better overall area-delay tradeoff than with sizing alone.
- 1.J. Fishburn and A. Dunlop, "TILOS: A posynomial programming approach to transistor sizing," Proc. ICCAD, pp. 326-328, 1985.Google Scholar
- 2.S. S. Sapatnekar, V. B. Rao, P. M. Vaidya, and S. M. Kang, "An exact solution to the transistor sizing problem for CMOS circuits using convex optimization," IEEE Trans. CAD, pp. 1621-1634, Nov. 1993.Google ScholarDigital Library
- 3.J. P. Fishburn, "Clock skew optimization," IEEE Trans. Comp., pp. 945-951, July 1990. Google ScholarDigital Library
- 4.R. B. Deokar and S. S. Sapatnekar, "A graph-theoretic approach to clock skew optimization," Proc. ISCAS, pp. 1.407-1.410, 1994.Google ScholarCross Ref
- 5.N. V. Shenoy, R. K. Brayton, and A. L. Sangiovanni- Vincentelli, "Minimum padding to satisfy short path constraints," Proc. ICCAD, pp. 156-161, 1993. Google ScholarDigital Library
- 6.K. D. Wagner, "Clock system design," IEEE Design and Test of Computers, pp. 9-27, Oct. 1988. Google ScholarDigital Library
- 7.R.-S. Tsay, "An exact zero-skew clock routing algorithm," IEEE Trans. CAD, pp. 242-249, Feb. 1993.Google ScholarDigital Library
- 8.W. Chuang, S. S. Sapatnekar, and I. N. Hajj, "A unified algorithm for gate sizing and clock skew optimization to minimize sequential circuit area," Proc. ICCAD, pp. 220- 223, 1993. Google ScholarDigital Library
- 9.J. Ecker, "Geometric programming: methods, computations and applications," SIAM Review, vol. 22, pp. 338- 362, July 1980.Google ScholarCross Ref
Index Terms
- Speeding up pipelined circuits through a combination of gate sizing and clock skew optimization
Recommendations
Power vs. delay in gate sizing: conflicting objectives?
ICCAD '95: Proceedings of the 1995 IEEE/ACM international conference on Computer-aided designAbstract: The problem of sizing gates for power-delay tradeoffs is of great interest to designers. In this work, the theoretical basis for gate sizing under delay and power considerations is presented, and results on a practical implementation are ...
LOT: logic optimization with testability—new transformations using recursive learning
ICCAD '95: Proceedings of the 1995 IEEE/ACM international conference on Computer-aided designAbstract: A new approach to optimize multi-level logic circuits is introduced. Given a multi-level circuit, the synthesis method optimizes its area, simultaneously enhancing its random pattern testability. The method is based on structural ...
Synthesis of multilevel fault-tolerant combinational circuits
EDTC '95: Proceedings of the 1995 European conference on Design and TestIn this paper we present a new approach to the design of multilevel fault-tolerant circuits. The approach is based on introducing a minimal amount of fault-masking redundancy during a multilevel logic optimization, process. This is done by taking into ...
Comments