Imran Ashraf
S. Arash Ostadzadeh
Roel Meeuws
ABSTRACT
QUAD is an open source profiling toolset, which is an integral part of the Q2 profiling framework. In this paper, we extend QUAD to introduce the concept of Unique Data Values regarding the data communication among functions. This feature is important to make a proper partitioning of the application. Mapping a well-known feature tracker application onto the multicore heterogeneous platform at hand is presented as a case study to substantiate the usefulness of the added feature. Experimental results show a speedup of 2.24x by utilizing the new QUAD toolset.
- S. A. Ostadzadeh et al. QUAD - A Memory Access Pattern Analyser. In ARC 2010, pages 269-281, 2010. Google Scholar
Digital Library
- S. Vassiliadis et al. The MOLEN Polymorphic Processor. IEEE Transactions on Computers, 53(11):1363-1375, 2004. Google ScholarDigital Library
- S. Vassiliadis et al. The Molen Programming Paradigm. In A. Pimentel and S. Vassiliadis, editors, Computer Systems: Architectures, Modeling, and Simulation, volume 3133 of LNCS, pages 1-10. Springer Berlin / Heidelberg, 2004.Google Scholar
- K. Bertels et al. Developing Applications for Polymorphic Processors: The Delft WorkBench. Technical report, Delft University of Technology, January 2006.Google Scholar
- R. J. Meeuws et al. High level quantitative interconnect estimation for early design space exploration. In ICFPT'08, pages 317-320, 2008.Google ScholarCross Ref
- S. A. Ostadzadeh et al. A Clustering Framework for Task Partitioning Based on Function-level Data Usage Analysis. In FPGA'09, pages 279-279, 2009. Google ScholarDigital Library
- Y. D. Yankova et al. DWARV: Delft Workbench Automated Reconfigurable VHDL Generator. In In Proceedings of the 17th International Conference on Field Programmable Logic and Applications (FPL07), pages 697-701, August 2007.Google Scholar
- E. M. Panainte et al. The Molen Compiler for Reconfigurable Processors. ACM Trans. Embed. Comput. Syst., 6(1), 2007. Google ScholarDigital Library
- C. Luk et al. Pin: Building Customized Program Analysis Tools with Dynamic Instr. In PLDI'05, pages 190-200, New York, USA, 2005. ACM. Google ScholarDigital Library
- B. D. Lucas and T. Kanade. An Iterative Image Registration Technique with an Application to Stereo Vision. pages 674-679, 1981. Google ScholarDigital Library
- KLT: An Implementation of the Kanade-Lucas-Tomasi Feature Tracker. http://www.ces.clemson.edu/~stb/ klt/installation.html.Google Scholar
- Y. Li et al. Hardware-software Co-design of Embedded Reconfigurable Architectures. DAC'00, pages 507-512, 2000. Google ScholarDigital Library
- M. Baleani et al. HW/SW Partitioning and Code Generation of Embedded Control Applications on a Reconfigurable Architecture Platform. CODES'02, pages 151-156, 2002. Google ScholarDigital Library
- M. Santambrogio et al. A Novel SoC Design Methodology Combining Adaptive Software and Reconfigurable Hardware. In ICCAD 2007, pages 303-308, November 2007. Google ScholarDigital Library
- D. Gohringer et al. A Design Methodology for Application Partitioning and Architecture Development of Reconfigurable Multiprocessor Systems-on-Chip. FCCM'10, pages 259-262, 2010. Google ScholarDigital Library
- G. Wang, W. Gong, and R. Kastner. Application Partitioning on Programmable Platforms Using the Ant Colony Optimization. Journal of Embedded Computing, 2(1):119-136, 2006. Google ScholarDigital Library
- M. Chu, R. Ravindran, and S. Mahlke. Data Access Partitioning for Fine-grain Parallelism on Multicore Architectures. In MICRO 40, pages 369-380, Washington, DC, USA, 2007. IEEE Computer Society. Google ScholarDigital Library
- S. A. Ostadzadeh, R. J. Meeuws, I. Ashraf, C. Galuzzi, and K. Bertels. The Q
2 Profiling Framework: Driving Application Mapping for Heterogeneous Reconfigurable Platforms. In Proceedings of the 8th International Symposium on Applied Reconfigurable Computing (ARC), pages 76-88, March 2012. Google ScholarDigital Library
Index Terms
- Communication-aware HW/SW co-design for heterogeneous multicore platforms
Recommendations
HW/SW co-design for public-key cryptosystems on the 8051 micro-controller
It is a challenge to implement large word length public-key algorithms on embedded systems. Examples are smartcards, RF-ID tags and mobile terminals. This paper presents a HW/SW co-design solution for RSA and Elliptic Curve Cryptography (ECC) over GF(p) ...
Simplifying HW/SW integration to deploy multiple accelerators for CPU-FPGA heterogeneous platforms
SAMOS '18: Proceedings of the 18th International Conference on Embedded Computer Systems: Architectures, Modeling, and SimulationFPGAS became an interesting option for developing hardware accelerators due to their energy efficiency and recent improvements in CPU-FPGA communication speeds. In order to accelerate the development cycle, FPGA high-level synthesis tools have been ...
Domain-Specific Language for HW/SW Co-design for FPGAs
DSL '09: Proceedings of the IFIP TC 2 Working Conference on Domain-Specific LanguagesThis article describes FSMLanguage, a domain-specific language for HW/SW co-design targeting platform FPGAs. Modern platform FPGAs provide a wealth of configurable logic in addition to embedded processors, distributed RAM blocks, and DSP slices in order ...
Comments