Shahzad Ahmad Butt
ABSTRACT
Model based hardware/software synthesis can lead to fast and efficient embedded system implementations, by enabling quick design space exploration. High level hardware modeling and implementation can be accelerated by using functionally verified parameterized models that are optimized for high level hardware synthesis. Such models can be designed so that they can be easily integrated with a high level modeling environment, such as Simulink, and at the same time provide ample flexibility to perform design space exploration when mapped to hardware.
During signal processing hardware design, the focus is mostly on the architectural representation (data parallelism, pipelining, memory access, etc.) to meet throughput requirement and on data path modeling to analyze the effects of quantization. In this paper we present our experience of modeling an FFT block that can be integrated with the Simulink model based design environment for simulation and verification, and later can be used to perform architectural design space exploration and hardware implementation with optimal data path selection. A key advantage of our model is that the very same bit-accurate C code is used for simulation and for high-level synthesis, because it has been written with both aspects in mind (while for software implementation either our code or the code provided by the Mathworks can be used equally well). To prove the feasibility of our proposed approach we synthesized our FFT for two DSP applications with very different performance and cost requirements, namely a frequency domain audio detector and a GPS acquisition algorithm, and compared it with existing manual implementations
- Kai Huang; Sang-il Han; Popovici, K.; Brisolara, L.; Guerin, X.; Lei Li; Xiaolang Yan; Soo-lk Chae; Carro, L.; Jerraya, A.A.; , "Simulink-Based MPSoC Design Flow: Case Study of Motion-JPEG and H.264," Design Automation Conference, 2007. DAC '07. 44th ACM/IEEE , pp.39--42, 4--8 June 2007 Google Scholar
Digital Library
- Haubelt, C.; Schlichter, T.; Keinert, J.; Meredith, M.;, "SystemCoDesigner: Automatic design space exploration and rapid prototyping from behavioral models," Design Automation Conference, 2008. DAC 2008. 45th ACM/IEEE, pp.580--585, 8--13 June 2008 Google ScholarDigital Library
- Butt, S.A.; Lavagno, L.; , "Model-based rapid prototyping of multirate digital signal processing algorithms," NORCHIP, 2011 , vol., no., pp.1--4, 14--15 Nov. 2011Google Scholar
- Takach, A.; "Creating C++ IP for High Performance Hardware Implementations of FFTs," DesignCon 2010Google Scholar
- Simulink HDL Coder - Generate HDL code from Simulink models and MATLAB code. http://www.mathworks.comlproducts/slhdlcoderGoogle Scholar
- System Generator for DSP http://www.xilinx.com/tools/sysgen.htmGoogle Scholar
- Molino, Andrea; Girau, Gianmarco; Nicola, Mario; Fantino, Maurizio; Pini, Marco; , "Evaluation of a FFT-Based Acquisition in Real Time Hardware and Software GNSS Receivers," Spread Spectrum Techniques and Applications, 2008. ISSSTA '08. IEEE 10th International Symposium on , vol., no., pp.32--36, 25--28 Aug. 2008Google Scholar
- A.; Suardiaz, J.; Cuenca, S.; Grediaga, A.; , "Novel Simulink blockset for image processing codesign," Electrotechnical Conference, 2006. MELECON 2006. IEEE Mediterranean , vol., no., pp.117--120, 16--19 May 2006Google Scholar
- Sayyah, P.; Butt, S.A.; Lavagno, L.; , "Simulink-based hardware/software trade-off analysis technique," Applied Electrical Engineering and Computing Technologies (AEECT), 2011 IEEE Jordan Conference on , vol., no., pp.1--7, 6--8 Dec. 2011Google Scholar
- Scott, S. and Alessandro, F. September 2008. Where's the Beef? Why FPGAs Are So Fast. Technical Report Microsoft Research Center Redmond.Google Scholar
- John, R. W. and Greg, St. 2010. Elastic computing: a framework for transparent, portable, and adaptive multi-core heterogeneous computing. SIGPLAN Not. 45, 4 (April 2010), 115--124. DOI=10.1145/1755951.1755906 http://doi.acm.org/10.1145/1755951.1755906 Google ScholarDigital Library
- Bart, K., Edwin, R. and Ed Deprettere. 2000. Compaan: deriving process networks from Matlab for embedded signal processing architectures. In Proceedings of the eighth international workshop on Hardware/software codesign (CODES '00). ACM, New York, NY, USA, 13--17. DOI=10.1145/334012.334015 http://doi.acm.org/10.1145/334012.334015 Google ScholarDigital Library
- http://www.altera.com/products/software/products/dsp/dsp-builder.htmlGoogle Scholar
Index Terms
- Designing parameterized signal processing ips for high level synthesis in a model based design environment
Recommendations
Designing Parameterizable Hardware IPs in a Model-Based Design Environment for High-Level Synthesis
Special Issue on Innovative Design, Special Issue on MEMOCODE 2014 and Special Issue on M2M/IOTModel-based hardware design allows one to map a single model to multiple hardware and/or software architectures, essentially eliminating one of the major limitations of manual coding in C or RTL. Model-based design for hardware implementation has ...
Reconfigurable pipelined 2-D convolvers for fast digital signal processing
In order to make software applications simpler to write and easier to maintain, a software digital signal-processing library that performs essential signal- and image-processing functions is an important part of every digital signal processor (DSP) ...
From software to accelerators with LegUp high-level synthesis
CASES '13: Proceedings of the 2013 International Conference on Compilers, Architectures and Synthesis for Embedded SystemsEmbedded system designers can achieve energy and performance benefits by using dedicated hardware accelerators. However, implementing custom hardware accelerators for an application can be difficult and time intensive. LegUp is an open-source high-level ...
Comments