- 1.James Gateley et. al., "Ultra Sparc-I Emulation." 32nd Design Automation Conference Proceedings, 1995. Google ScholarDigital Library
- 2.J'ainendra Kumar et. al., "Emulation Verification of the Motorola 68060". Proceedings of the 1995 International Conference on Computer Design, 1995. Google ScholarDigital Library
- 3.Gopi Ganapathy, "Hardware emulation methodology on Krypton." AMD Internal Report, 1993.Google Scholar
- 4.E. B. Eichelberger & T. W. Williams, "A LOgic Design Structure for LSI Testability", Journal of Design Automation and Fault-Tolerant Computing., Vol. 2, pp. 165-178, May 1978.Google Scholar
- 5.Ram Narayan, "Performance monitoring and verification methodology in RTL simulation and hardware emulation", AMD Internal Report, September 19,1995.Google Scholar
Index Terms
- Hardware emulation for functional verification of K5
Recommendations
Independent paths and K5-subdivisions
A well-known theorem of Kuratowski states that a graph is planar iff it contains no subdivision of K"5 or K"3","3. Seymour conjectured in 1977 that every 5-connected nonplanar graph contains a subdivision of K"5. In this paper, we prove several results ...
Emulation verification of the Motorola 68060
ICCD '95: Proceedings of the 1995 International Conference on Computer Design: VLSI in Computers and ProcessorsLarge-scale hardware logic emulation using software configurable hardware provides a new means to significantly improve verification of complex integrated circuits such as today's advanced microprocessors. The essence of hardware logic emulation is the ...
Comments