Trevor Mudge
- FLYNN, M. J. 1995. Computer Architecture. Jones and Bartlett, Boston, MA.]] Google Scholar
- HENNESSY, J., AND PATTERSON, D. 1996. Computer Architecture: A Quantitative Approach (2nd ed.), Morgan-Kaufmann, San Mateo, CA.]] Google ScholarDigital Library
- NSF 1996. NSF Workshop on Critical Issues in Computer Architecture Research, Sponsored by the Microelectronic Systems Architecture Program of the Division of Microelectronic Information Processing Systems at NSF (May 21). http://www.cise.nsf.gov/mips/MSAWorkshop96/ index2.html]]Google Scholar
- AGERWALA, T., AND COCKE, J. 1987. High performance reduced instruction set processors. IBM Tech. Rep. (March).]]Google Scholar
- AMDAHL, G. M., BLAAUW, G. A., AND BROOKS, F. P., JR. 1964. Architecture of the IBM System 360. IBM J. Res. Dev. 8, 2 (April), 87-101.]]Google ScholarDigital Library
- ATANASOFF, J.V. 1940. Computing machine for the solution of large systems of linear equations. Internal Rep., Iowa State University, Ames.]]Google Scholar
- BHANDARKAR, D., AND CLARK, D. W. 1991. Performance from architecture: Comparing a RISC and a CISC with similar hardware organizations. In Proceedings of the Fourth Conference on Architectural Support for Programming Languages and Operating Systems, (Palo Alto, CA, April) IEEE/ACM, 310-319.]] Google Scholar
- BELL, G., CADY, R., MCFARLAND, H., DELAGI, B., O'LAUGHLIN, J., NOONAN, R., AND WULF, W. 1970. A new architecture for mini-computers: The DEC PDP-11. In Proceedings of AFIPS SJCC, 657-675.]]Google Scholar
- BUCHOLTZ, W. 1962. Planning a Computer Systern: Project Stretch. McGraw-Hill, New York.]] Google Scholar
- BURKS, A. W., GOLDSTINE, H. H., AND VON NEU- MANN, J. 1946. Preliminary discussion of the logical design of an electronic computing instrument. Rep. to the US Army Ordnance Department, p. 1; also appears in Papers of John von Neumann, W. Aspray and A. Burks, Eds., MIT Press, Cambridge, MA, and Tomash Publishers, Los Angeles, 1987, 97-146.]]Google Scholar
- DITZEL, D. R., AND CLARK, D.W. 1980. Retrospective on high-level language computer architecture. In Proceedings of the Seventh Annual Symposium on Computer Architecture (La Baule, France, June), 97-104.]] Google Scholar
- GOLDSTINE, H. H. 1972. The Computer: From Pascal to von Neumann. Princeton University Press, Princeton, NJ.]] Google ScholarDigital Library
- HAUCK, E. A., AND DENT, B.A. 1968. Burroughs B6500-B7500 stack mechanism. In Proceedings of AFIPS SJCC, 245-251.]]Google Scholar
- HENNESSY, J. 1984. VLSI processor architecture. IEEE Trans. Comput. C-33, 11 (Dec.), 1221-1246.]]Google ScholarDigital Library
- MENABREA, L.F. 1842. Sketch of The Analytical Engine Invented by Charles Babbage. Bibiotheque Universelle de Geneve (Oct.).]]Google Scholar
- PATTERSON, D. 1985. Reduced instruction set computers. Commun. ACM 28, 1 (Jan.), 8-21.]] Google ScholarDigital Library
- THORNTON, J. E. 1964. Parallel operation in Control Data 6600. In Proceedings of the AFIPS Fall Joint Computer Conference 26, part 2, 33-40.]]Google Scholar
- TOUMA, W.R. 1993. The Dynamics of the Computer Industry: Modeling the Supply of Workstations and Their Components. Kluwer Academic, Boston.]] Google Scholar
- UPTON, M., HUFF, T., MUDGE, T., AND BROWN, R. 1994. Resource allocation in a high clock rate microprocessor. In Sixth International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS-VI), 98-109.]] Google Scholar
- WILKES, M. V. 1985. Memoirs of a Computer Pioneer. MIT Press, Cambridge, MA.]] Google Scholar
- WILKES, M. V. 1995. Computing Perspectives. Morgan-Kaufmann, San Francisco.]] Google Scholar
- DAVIDSON, E. S., THOMAS, A. T., SHAR, L. E., AND PATEL, J. H. 1975. Effective control for pipelined processors. In COMPCON, (San Francisco, March), IEEE 181-184.]]Google Scholar
- ELLIS, J. R. 1986. Bulldog: A Compiler for VLIW Architectures. MIT Press, Cambridge, MA.]] Google ScholarDigital Library
- FISHER, g.A. 1983. Very long instruction word architectures and ELI-512. In Proceedings of the Tenth Symposium on Computer Architecture (Stockholm, June), 140-150.]] Google Scholar
- GOLDEN, M., AND MUDGE, T. 1996. A comparison of two common pipeline structures. In Institution of Electrical Engineers Proceedings - E, Computers and Digital Techniques.]]Google Scholar
- Hwu, W.-M., AND PATT, Y. 1986. HPSm, a high performance restricted data flow architecture having minimum functionality. In Proceedings of the Thirteenth Symposium on Computer Architecture (Tokyo, June), 297-307.]] Google Scholar
- JOHNSON, M. 1990. Superscalar Microprocessor Design, Prentice-Hall, Englewood Cliffs, NJ.]]Google Scholar
- JouPPI, N. P., AND WALL, D.W. 1989. Available instruction-level parallelism for superscalar and superpipelined processors. In Proceedings of the Third Conference on Architectural Support for Programming Languages and Operating Systems, (Boston, April), IEEE/ACM 272- 282.]] Google Scholar
- KOGGE, P. M. 1981. The Architecture of Pipelined Computers. McGraw-Hill, New York.]] Google Scholar
- SMITH, J.E. 1981. A study of branch prediction strategies. In Proceedings of the Eighth Symposium on Computer Architecture (Minneapolis, May), 135-148.]] Google Scholar
- SMITH, M. D., HOROWITZ, M., AND LAM, M. S. 1992. Efficient superscalar performance through boosting. In Proceedings of the Fifth Conference on Architectural Support for Programming Languages and Operating Systems (Boston, Oct.), IEEE/ACM, 248-259.]] Google Scholar
- TJADEN, G. S., AND FLYNN, M. J. 1970. Detection and parallel execution of independent instructions. IEEE Trans. Comput. C-19, 10 (Oct.), 889-895.]]Google ScholarDigital Library
- TOMASULO, R. M. 1967. An efficient algorithm for exploiting multiple arithmetic units. IBM J. Res. Dev. 11, 1 (Jan.), 25-33.]]Google ScholarDigital Library
- ANDERSON, T. E., CULLER, D. E., AND PATTERSON, D. 1995. A case for NOW (networks of workstations). IEEE Micro 15, 1 (Feb.), 54- 64.]] Google ScholarDigital Library
- ARCHIBALD, J., AND BAER, J.-L. 1986. Cache coherence protocols: Evaluation using a multiprocessor simulation model. ACM Trans. Comput. Syst. 4, 4 (Nov.), 273-298.]] Google ScholarDigital Library
- BOUKNIGHT, W. J., DENEBERG, S. A., MCINTYRE, D. E., RANDALL, J. M., SAMEH, A. H., AND SLOT- NICK, D. L. 1972. The Illiac IV system. Proc. IEEE 60, 4, 369-379. Also appears in Computer Structures: Principles and Examples, D. P. Siewiorek, C. G. Bell, and A. Newell, Eds., McGraw-Hill, New York (1982), 306-316.]]Google ScholarCross Ref
- HAYES, J. P., AND MUDGE, T. N. 1989. Hypercube supercomputers. Proc. IEEE 77, 12 (Dec.), 1829-1841.]]Google ScholarCross Ref
- HOLLAND, J.H. 1959. A universal computer capable of executing an arbitrary number of subprograms simultaneously. In Proceedings of the East Joint Computer Conference 16, 108-113.]]Google Scholar
- LENOSKI, D., LAUDON, J., GHARACHORLOO, K., GUPTA, A., AND HENNESSY, J. L. 1990. The Stanford DASH multiprocessor. In Proceedings of the Seventh International Symposium on Computer Architecture (Seattle, June), 148-159.]] Google Scholar
- LOVETT, T., AND THAKKAR, S. 1988. The Symmetry multiprocessor system. In Proceedings of the 1988 International Conference of Parallel Processing (University Park, PA.), 303-310.]]Google Scholar
- SCHWARTZ, J. T. 1980. Ultracomputers. ACM Trans. Program. Lang. Syst. 4, 2, 484-521.]] Google ScholarDigital Library
- SEITZ, D. 1985. The cosmic cube. Commun. ACM 28, 1 (Jan.), 22-31.]] Google ScholarDigital Library
- SLOTNICK, D. L., BORCK, W. C., AND MCREYNOLDS, R.C. 1962. The Solomon computer. In Proceedings of the Fall Joint Computer Conference (Philadelphia, Dec.), 97-107.]]Google Scholar
- SWAN, R. J., FULLER, S. H., AND SIEWIOREK, D. P. 1977. Cm*--A modular, multi-microprocessor. In Proceedings AFIPS National Computer Conference 46, 637-644.]]Google Scholar
- WOOD, D. A., AND HILL, M.D. 1995. Cost-effective parallel computing. IEEE Comput. 28, 2 (Feb.).]] Google ScholarDigital Library
- BUCHER, I. V., AND HAYES, A.H. 1980. I/O performance measurement on Cray-1 and CDC 7000 computers. In Proceedings of the Computer Performance Evaluation Users Group, 16th Meeting, NBS 500-65, 245-254.]]Google Scholar
- CHEN, P. M., LEE, E. K., GIBSON, G. A., KATZ, R. H., AND PATTERSON, D. A. 1994. RAID: High-performance, reliable secondary storage. ACM Comput. Surv. 26, 2 (June), 145-188.]] Google ScholarDigital Library
- HOAGLAND, A. S. 1963. Digital Magnetic Recording, Wiley, New York.]] Google Scholar
- HOSPODOR, A. D., AND HOAGLAND, A. S. 1993. The changing nature of disk controllers. Proc. IEEE 81, 4 (April), 586-594.]]Google ScholarCross Ref
- JACOB, B., CHEN, P., SILVERMAN, S., AND MUDGE, T. 1996. An analytical model for designing memory hierarchies. IEEE Trans. Comput.]] Google Scholar
- KILBURN, T., EDWARDS, D. B. G., LANIGAN, M. J., AND SUMNER, F.H. 1962. One-level storage system. IRE Trans. Electr. Comput. EC-11 (April), 223-235. Also appears in Computer Structures: Principles and Examples (1982), D. P. Siewiorek, C. G. Bell, and A. Newell, Eds., McGraw-Hill, New York, 135-148.]] Google ScholarCross Ref
- OLUKOTUN, O. A., MUDGE, T. N., AND BROWN, R. B. 1992. Performance optimization of pipelined primary caches. In Proceedings of the Nineteenth Annual International Symposium on Computer Architecture, 181-190.]] Google Scholar
- PATTERSON, D. A., GIBSON, G. A., AND KATZ, R. H. 1987. A case for redundant arrays of inexpensive disks (RAID). Tech. Rep. UCB/CSD 87/391, Univ. of Calif. Also appeared in ACM SIGMOD Conference Proceedings, (Chicago, June 1-3, 1988), 109-116.]] Google ScholarDigital Library
- PRZYBYLSKI, S.A. 1990. Cache Design: A Performance-Directed Approach. Morgan-Kaufmann Publishers, San Mateo, CA.]] Google Scholar
- SMITH, A. J. 1982. Cache memories. Comput. Surv. 14, 3 (Sept.), 473-530.]] Google ScholarDigital Library
- SMITH, A.J. 1985. Disk cache-miss ratio analysis and design considerations. ACM Trans. Comput. Syst. 3, 3 (Aug.), 161-203.]] Google ScholarDigital Library
Index Terms
- Strategic directions in computer architecture
Recommendations
Future Directions in Computer Architecture Research
A year ago, the 36th International Symposium on Computer Architecture featured the latest installment of the Computer Architecture Research Directions workshop. CARD is a series of minipanels, in which two experts take somewhat opposing viewpoints on ...
Modelling Strategic Alignment of Business and IT through Enterprise Architecture
In the last decade, Enterprise Architecture (EA) has been proposed to have the potential to improve and support strategic alignment between business and IT. This paper presents a new model, using a new modelling technique based on two leading modelling ...
Comments