poster

Relational algorithms for multi-bulk-synchronous processors

Authors:

Sudhakar YalamanchiliAuthors Info & Claims

PPoPP '13: Proceedings of the 18th ACM SIGPLAN symposium on Principles and practice of parallel programming

Pages 301 - 302

https://doi.org/10.1145/2442516.2442555

Published: 23 February 2013 Publication History

Get Access

Abstract

Relational databases remain an important application infrastructure for organizing and analyzing massive volumes of data. At the same time, processor architectures are increasingly gravitating towards Multi-Bulk-Synchronous processor (Multi-BSP) architectures employing throughput-optimized memory systems, lightweight multi-threading, and Single-Instruction Multiple-Data (SIMD) core organizations. This paper explores the mapping of primitive relational algebra operations onto such architectures to improve the throughput of data warehousing applications built on relational databases.

References

[1]

H. Wu, G. Diamos, S. Cadambi, and S. Yalamanchili. Kernel weaver: Automatically fusing database primitives for efficient gpu computation. In Proceedings of the 45th Annual IEEE/ACM International Symposium on Microarchitecture, MICRO-45 '12, pages 107--118, 2012.

Digital Library

Google Scholar

[2]

G. Diamos, H. Wu, A. Lele, J. Wang, and S. Yalamanchili. Efficient relational algebra algorithms and data structures for gpu. Technical Report GIT-CERCS-12-01, CERCS, Georgia Institute of Technology, 2012.

Google Scholar

Cited By

View all

DOVIER AFORMISANO AGUPTA GHERMENEGILDO MPONTELLI EROCHA R(2022)Parallel Logic Programming: A SequelTheory and Practice of Logic Programming10.1017/S147106842200005922:6(905-973)Online publication date: 28-Mar-2022
https://doi.org/10.1017/S1471068422000059
Sioulas PChrysogelos PKarpathiotakis MAppuswamy RAilamaki A(2019)Hardware-Conscious Hash-Joins on GPUs2019 IEEE 35th International Conference on Data Engineering (ICDE)10.1109/ICDE.2019.00068(698-709)Online publication date: Apr-2019
https://doi.org/10.1109/ICDE.2019.00068
Tang XPattnaik AJiang HKayiran OJog APai SIbrahim MKandemir MDas C(2017)Controlled Kernel Launch for Dynamic Parallelism in GPUs2017 IEEE International Symposium on High Performance Computer Architecture (HPCA)10.1109/HPCA.2017.14(649-660)Online publication date: Feb-2017
https://doi.org/10.1109/HPCA.2017.14
Show More Cited By

Index Terms

Relational algorithms for multi-bulk-synchronous processors
1. Information systems
  1. Data management systems
2. Theory of computation
  1. Theory and algorithms for application domains
    1. Database theory
      1. Database query processing and optimization (theory)

Recommendations

Relational algorithms for multi-bulk-synchronous processors
PPoPP '13

Relational databases remain an important application infrastructure for organizing and analyzing massive volumes of data. At the same time, processor architectures are increasingly gravitating towards Multi-Bulk-Synchronous processor (Multi-BSP) ...
A performance study of general-purpose applications on graphics processors using CUDA

Graphics processors (GPUs) provide a vast number of simple, data-parallel, deeply multithreaded cores and high memory bandwidths. GPU architectures are becoming increasingly programmable, offering the potential for dramatic speedups for a variety of ...
Optimized HPL for AMD GPU and multi-core CPU usage

The installation of the LOEWE-CSC ( http://csc.uni-frankfurt.de/csc/__ __51 ) supercomputer at the Goethe University in Frankfurt lead to the development of a Linpack which can fully utilize the installed AMD Cypress GPUs. At its core, a fast DGEMM for ...

Comments

Information & Contributors

Information

Published In

PPoPP '13: Proceedings of the 18th ACM SIGPLAN symposium on Principles and practice of parallel programming

February 2013

332 pages

ISBN:9781450319225

DOI:10.1145/2442516

General Chairs:
Alex Nicolau
University of California, Irvine, USA
,
Xiaowei Shen
IBM Research, China
,
Program Chairs:
Saman Amarasinghe
Massachusetts Institute of Technology, USA
,
Richard Vuduc
Georgia Institute of Technology, USA

ACM SIGPLAN Notices Volume 48, Issue 8
PPoPP '13
August 2013
309 pages
ISSN:0362-1340
EISSN:1558-1160
DOI:10.1145/2517327
Issue’s Table of Contents

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 23 February 2013

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Author Tags

Qualifiers

Poster

Conference

PPoPP '13

Sponsor:

SIGPLAN

PPoPP '13: ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming

February 23 - 27, 2013

Shenzhen, China

Acceptance Rates

Overall Acceptance Rate 230 of 1,014 submissions, 23%

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

17
Total Citations
View Citations
222
Total Downloads

Downloads (Last 12 months)9
Downloads (Last 6 weeks)0

Reflects downloads up to 02 Mar 2025

Other Metrics

View Author Metrics

Citations

Cited By

View all

DOVIER AFORMISANO AGUPTA GHERMENEGILDO MPONTELLI EROCHA R(2022)Parallel Logic Programming: A SequelTheory and Practice of Logic Programming10.1017/S147106842200005922:6(905-973)Online publication date: 28-Mar-2022
https://doi.org/10.1017/S1471068422000059
Sioulas PChrysogelos PKarpathiotakis MAppuswamy RAilamaki A(2019)Hardware-Conscious Hash-Joins on GPUs2019 IEEE 35th International Conference on Data Engineering (ICDE)10.1109/ICDE.2019.00068(698-709)Online publication date: Apr-2019
https://doi.org/10.1109/ICDE.2019.00068
Tang XPattnaik AJiang HKayiran OJog APai SIbrahim MKandemir MDas C(2017)Controlled Kernel Launch for Dynamic Parallelism in GPUs2017 IEEE International Symposium on High Performance Computer Architecture (HPCA)10.1109/HPCA.2017.14(649-660)Online publication date: Feb-2017
https://doi.org/10.1109/HPCA.2017.14
Wang JRubin NSidelnik AYalamanchili S(2016)LaPermACM SIGARCH Computer Architecture News10.1145/3007787.300119944:3(583-595)Online publication date: 18-Jun-2016
https://dl.acm.org/doi/10.1145/3007787.3001199
Zinn DWu HWang JAref MYalamanchili SKaeli DCavazos J(2016)General-purpose join algorithms for large graph triangle listing on heterogeneous systemsProceedings of the 9th Annual Workshop on General Purpose Processing using Graphics Processing Unit10.1145/2884045.2884054(12-21)Online publication date: 12-Mar-2016
https://dl.acm.org/doi/10.1145/2884045.2884054
Wang JRubin NSidelnik AYalamanchili SMin SLoh G(2016)LaPermProceedings of the 43rd International Symposium on Computer Architecture10.1109/ISCA.2016.57(583-595)Online publication date: 18-Jun-2016
https://dl.acm.org/doi/10.1109/ISCA.2016.57
Martínez-Angeles CWu HDutra ICosta VBuenabad-Chávez J(2016)Relational Learning with GPUsInternational Journal of Parallel Programming10.1007/s10766-015-0364-744:3(663-685)Online publication date: 1-Jun-2016
https://dl.acm.org/doi/10.1007/s10766-015-0364-7
Wang JRubin NSidelnik AYalamanchili S(2015)Dynamic thread block launchACM SIGARCH Computer Architecture News10.1145/2872887.275039343:3S(528-540)Online publication date: 13-Jun-2015
https://dl.acm.org/doi/10.1145/2872887.2750393
Wang JRubin NSidelnik AYalamanchili SMarr DAlbonesi D(2015)Dynamic thread block launchProceedings of the 42nd Annual International Symposium on Computer Architecture10.1145/2749469.2750393(528-540)Online publication date: 13-Jun-2015
https://dl.acm.org/doi/10.1145/2749469.2750393
Khorasani FBelviranli MGupta RBhuyan L(2015)Stadium HashingProceedings of the 2015 International Conference on Parallel Architecture and Compilation (PACT)10.1109/PACT.2015.13(63-74)Online publication date: 18-Oct-2015
https://dl.acm.org/doi/10.1109/PACT.2015.13
Show More Cited By

View Options

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Full Access

Get this Publication

View options

PDF

View or Download as a PDF file.

PDF

eReader

View online with eReader.

eReader

Abstract

References

Cited By

Index Terms

Recommendations