Liam Madden
ABSTRACT
Since the advent of integrated circuit technology in 1958, the industry has focused primarily on monolithic integration. Unfortunately, due to physical and economic issues, the vast majority of high performance analog chips, high density memory chips, and high performance digital chips are each built on separate technologies. Therefore, in order to deliver optimum system performance, power and cost, it is desirable to integrate multiple different die, each using its own optimized technology, in a single package.
This paper describes the industry's first heterogeneous Stacked Silicon Interconnect (SSI) FPGA family (3D integration). The heterogeneous IC stack delivers up to 2.78Tb/s transceiver bandwidth. The resulting bandwidth is approximately three times that achievable in a monolithic solution. Mounted on a passive silicon interposer with through-silicon vias (TSVs), the heterogeneous IC stack comprises FPGA ICs with 13.1-Gb/s transceivers and dedicated analog ICs with 28-Gb/s transceivers.
- Xilinx, Inc., 7 Series FPGAs Overview, May 5, 2012, http://www.xilinx.com/support/documentation/data_sheets/ds180_7Series_Overview.Google Scholar
Index Terms
- Heterogeneous 3-d stacking, can we have the best of both (technology) worlds?
Recommendations
Gate leakage reduction for scaled devices using transistor stacking
In this paper, the effect of gate tunneling current in ultra-thin gate oxide MOS devices of effective length (Leff) of 25 nm ( oxide thickness = 1.1 nm), 50 nm ( oxide thickness = 1.5 nm) and 90 nm( oxide thickness = 2.5 nm) is studied using device ...
Estimation of high performance in Schmitt triggers with stacking power-gating techniques in 45nm CMOS technology
In the complementary metal oxide semiconductor CMOS nanoscale technology ground bounce noise and power consumption are becoming important metric. In presented paper, low leakage Schmitt trigger circuits are proposed for wave shaping or cleaning process ...
Multilayer stacking technology using wafer-to-wafer stacked method
We have developed a new three-dimensional stacking technology using the wafer-to-wafer stacked method. Electrical conductivity between each wafer is almost 100% and contact resistance is less than 0.7Ω between a through-silicon via (TSV) and a ...
Comments