ABSTRACT
Design shrinking beyond the resolution limits of 193 nm optical lithography requires the introduction of double patterning technology (DPT) for the semiconductor industry. Two consecutive lithography and etching process (LELE; Litho-Etch-Litho-Etch) and self aligned double patterning (SADP) process are major two options of DPT.
In LELE process, layout patterns are decomposed into two groups and each group is placed on a photo mask. The original layout is reconstructed on a wafer through two lithography with two those photo masks. The two lithography processes are independent because of the intermediate process in between, such as etching and resist freeze. Lithography conditions for each mask are optimized on source mask optimization (SMO) technique to enlarge lithography margin. Conventional SMO technique can be applied to the decomposed patterns since two lithography processes have no interaction as discussed above.
In SADP process, a layout is also decomposed into two groups as same as the methodology for LELE process. Either decomposed group is transferred on a wafer, which is named as mandrel. Sidewalls are deposited on the mandrel patterns and the following processes such as etching and mandrel removal reconstruct the original layout.
Design rules for DPT consist of two parts. One is for an original layout which is drawn by designers. The other is for each decomposed layout printed by a lithography process. Both design rules have interactions because the original layout which follows the former design rules is decomposed into two groups which follow the latter design rules.
In this paper, we will discuss the relation between the two rules above. Furthermore, we will discuss the situation on triple or quadruple patterning.
Index Terms
- Optical lithography extension with double patterning
Recommendations
Double patterning in nanoimprint lithography
Display Omitted We demonstrated two double patterning (DP) processes in nanoimprint lithography.As this work was a proof-of-concept, we used commercially available resins.Despite difficulties arising with respect to pattern deformation, the second ...
Flexible 2D layout decomposition framework for spacer-type double pattering lithography
DAC '11: Proceedings of the 48th Design Automation ConferenceA spacer-type self-aligned double pattering (SADP) is a pitch-splitting sidewall image method that is a major option for sub-30nm device node manufacturing due to its lower overlay sensitivity and better process window compared to other double ...
Rigorous diffraction simulations of topographic wafer stacks in double patterning
Double patterning is regarded as a potential candidate to achieve the 32nm node in semiconductor manufacturing. A key problem for a standard litho-etch-litho-etch (LELE) double patterning process is to evaluate and tackle the impact of the wafer ...
Comments