Tanay Karnik
ABSTRACT
This paper provides an introduction to advanced power management and delivery techniques that have been employed in leading microprocessor designs. The techniques need multiple voltage rails supplied by independent voltage regulators. We provide justification for near-load regulators and explain the practical challenges associated with the regulator integration.
- Reidlinger, R. J., et al. 2011. A 32nm 3.1 billion transistor 12-wide-issue Itanium® processor for mission-critical servers. IEEE ISSCC. (Feb. 2011), 84--86. DOI=10.1109/ISSCC.2011.5746230.Google Scholar
- Yuffe, M., et al. 2012. A Fully Integrated Multi-CPU, Processor Graphics, and Memory Controller 32-nm Processor. IEEE JSSC. 47, 1. (Jan. 2012), 194--205. DOI=10.1109/JSSC.2011.2167814.Google Scholar
- Karnik, T., 2012. Power Management using Integrated Voltage Regulators. Tutorial T6. IEEE ISSCC. (Feb. 2012).Google Scholar
- Schrom, G., et al. 2004. Feasibility of monolithic and 3D-stacked DC-DC converters for microprocessors in 90nm technology generation. IEEE ISLPED. (Aug. 2004), 263--268. DOI=10.1109/LPE.2004.1349348. Google ScholarDigital Library
- Hazucha, P., et al. 2005. Area-efficient linear regulator with ultra-fast load regulation. IEEE JSSC. 40, 4. (April. 2005), 933--940. DOI=10.1109/JSSC.2004.842831.Google Scholar
- Le, H. P., et al. 2013. A Sub-ns Response Fully Integrated Battery-Connected Switched-Capacitor Voltage Regulator Delivering 0.19W/mm2 at 73% Efficiency. IEEE ISSCC (Feb. 2013), 371--372.Google Scholar
- Schrom, G., et al. 2004. A 480-MHz, multi-phase interleaved buck DC-DC converter with hysteretic control. IEEE PESC. 35. (Jun. 2004), 4702--4707.Google Scholar
- Gardner, D. S., et al. 2009. Review of On-Chip Inductor Structures With Magnetic Films. IEEE TMAG. 45, 10. (Oct. 2009), 4760--4766.Google Scholar
Index Terms
- Power management and delivery for high-performance microprocessors
Recommendations
Cost-effective power delivery to support per-core voltage domains for power-constrained processors
DAC '12: Proceedings of the 49th Annual Design Automation ConferencePer-core voltage domains can improve performance under a power constraint. Most commercial processors, however, only have one chip-wide voltage domain because splitting the voltage domain into per-core voltage domains and powering them with multiple off-...
Power delivery for high performance microprocessors
ISLPED '08: Proceedings of the 2008 international symposium on Low Power Electronics & DesignRobust power delivery is considered one the prime challenges in chip design today. As the frequency and complexity of microprocessors increase, the static and dynamic components of power supply noise increase. However, keeping with Moore's law, the ...
Managing power constraints in a single-core scenario through power tokens
Current microprocessors face constant thermal and power-related problems during their everyday use, usually solved by applying a power budget to the processor/core. Dynamic voltage and frequency scaling (DVFS) has been an effective technique that ...
Comments