Matthew K. Farrens
- GHLP85.J.R. Goodman, L T. Hsieh, IC lieu, A. R. Pleszkun, P. B. Schechter and H. C. Young, "PIPE: a VLSI Decoupted Architecture", Proceedings of the Twelveth Annual International Symposium on Computer Architecture(June 1985), pp. 20-27. Google Scholar
Digital Library
- HePa90.J. Hennessy and D. Patterson, Computer Architecture: A Quantitatiw Approach, Morgan Kaufman, San Matzo, California, (1990). Google ScholarDigital Library
- John91.M. ~ohnson, Superscalar Microprocessor Design, Prentice Hall, Englewood Cliffs, New Jersey, (1991).Google Scholar
- Kell75.R.M. Keller, "Look-ahead Processors", ACM Computing Surveys, vol. 7, no. 4 (December 1975), pp. 17% 195. Google ScholarDigital Library
- Smit82.J.E. Smith, "Decoupled Access/Execute Computer Architectures", Proceedings of the Ninth Annual International Symposium on Computer Architecture, Austin, Texas (April 26-29, 1982), pp. 112-I 19. Google ScholarDigital Library
- SmWP86.I. E. Smith, S. Weiss and N. Y. Pang, "A Simulation Study of Decoupled Amhitecmre Computers", IEEE Transactions on Computers, voL C-35, no. 8 (August 1986), pp. 692-702. Google ScholarDigital Library
- SDVK87.J. E. Smith, G. E. Definer, B. D. Vanderwam, S. D. Klinger, C. M. Rozewski, D. L. Fowler, K. R. Scidmore and I. P. Laudcn, "The ZS-I Central Processor", Proceedings of the Second International Conference on Architectural Support for Programming Languages and Operating Systems, Palo Alto, California (October 1987), pp. 199-204. Google ScholarCross Ref
- SmPl88.$. E. Smith and A. R. Pleszkun, "Implementation of Precise Intermpu in Pipelined Processors", IEEE Transaction.v on Computers, vol. 37, no. S(May 1988), pp. 562-573. Google ScholarDigital Library
- SoVa87.G.S. Sohi and S. Vajapeyam, "Instruction issue Logic for High-Performance, Intermptable Pipe~ Processors", Proceedings of the Fourteenth Annual international Symposium on Computer Architecture, Pittsburgh, Pennsylvania (June 2-5, 1987). Google ScholarDigital Library
- Toma67.R.M. Tomasulo, "An Efficient Algorithm for Exploi~g Multiple Arithmetic Units", IBM Journal, voL 11 Oanuary 1967), pp. 25-33.Google ScholarDigital Library
- Wall91.D. Wall, "Limits of Instruction-Level Parallelism", Proceedings of the Fourth International Conference on Architectural Support for Programming Languages and Operating Systems, Santa Clara, CA (April 8-11, 1991), pp. 176-189. Google ScholarDigital Library
- A comparision of superscalar and decoupled access/execute architectures
Recommendations
Decoupled access/execute computer architectures
ISCA '82: Proceedings of the 9th annual symposium on Computer ArchitectureAn architecture for improving computer performance is presented and discussed. The main feature of the architecture is a high degree of decoupling between operand access and execution. This results in an implementation which has two separate instruction ...
Decoupled access/execute computer architectures
An architecture for improving computer performance is presented and discussed. The main feature of the architecture is a high degree of decoupling between operand access and execution. This results in an implementation which has two separate instruction ...
Vector vs. superscalar and VLIW architectures for embedded multimedia benchmarks
MICRO 35: Proceedings of the 35th annual ACM/IEEE international symposium on MicroarchitectureMultimedia processing on embedded devices requires an architecture that leads to high performance, low power consumption, reduced design complexity, and small code size. In this paper, we use EEMBC, an industrial benchmark suite, to compare the VIRAM ...
Comments