Shinji Nakamura
- 1.D.}. Miller, Simulation of a semiconductor manufacturing line, Communications of the ACM, Vol. 33, No. 10, Oct. 1990, pp. 99-108. Google Scholar
Digital Library
- 2.B. Tullis et al., Successful modeling of a semiconductor R&D facility, ISMSS '90 Proc.Google Scholar
- 3.M. Enomoto et al., Line productivity improvement using simulation system for VLSI manufacturing, ECS Proc., pp. 603, 1991.Google Scholar
- 4.K.A. Pitts, Discrete-event simulation of wafer fabrication facility, Proc. of WSC, pp. 712, 1988. Google ScholarDigital Library
Recommendations
A novel cavity-first process for flexible fabrication of MEMS on silicon on insulator (SOI) wafer
Graphical abstractDisplay Omitted A novel approach for producing released MEMS from front side of SOI wafer.A cavity underneath device layer was fabricated and then sealed by a fluoropolymer.Only dry processes were used for cavity formation, cavity ...
Fabrication and application of a full wafer size micro/nanostencil for multiple length-scale surface patterning
A tool and method for flexible and rapid surface patterning technique beyond lithography based on high-resolution shadow mask method, or nanostencil, is presented. This new type of miniaturized shadow mask is fabricated by a combination of MEMS ...
Fabrication and characterization of sealed cavities realized by adhesive wafer bonding with dry etched Cyclotene
Fabrication and characterization results of sealed cavities formed by adhesive wafer bonding with dry etched Cyclotene 3000™ are presented. The cavities were formed by patterning partially cured Cyclotene 3000™ on an SOI wafer. The cavities were sealed ...
Comments