Liang Shi
ABSTRACT
NAND flash memory has been widely applied in embedded systems, personal computer systems, and data centers. However, with the development of flash memory, including its technology scaling and density improvement, the endurance of flash memory becomes a bottleneck. In this work, with the understanding of the relationship between data retention time and flash wearing, a retention trimming approach, which trims data retention time based on the time intervals between data updating, is proposed to reduce the wearing of flash memory. Reduced wearing of flash memory will improve the endurance of the flash memory. Extensive experimental results show that the proposed technique achieves significant wearing reduction for flash memory through retention trimming.
- N. Agrawal, V. Prabhakaran, T. Wobber, J. D. Davis, M. Manasse, and R. Panigrahy. Design tradeoffs for SSD performance. In ATC 2008. Google Scholar
Digital Library
- S. Electronics. K9F8G08UXM Flash Memory Datasheet. March 2007.Google Scholar
- E. S. Gardner. Exponential smoothing: The state of the art. Journal of Forecasting, 4(1):1--28.Google ScholarCross Ref
- IOzone.org. IOzone Filesystem Benckmark. http://www.IOzone.org.Google Scholar
- K. Jeffrey. Postmark: A new file system benchmark. Technical Report TR3022, 1997.Google Scholar
- J. Jeong, S. S. Hahn, S. Lee, and J. Kim. Improving nand endurance by dynamic program and erase scaling. In Proceedings of the 5th USENIX Conference on Hot Topics in Storage and File Systems, HotStorage'13, pages 4--4, 2013. Google ScholarDigital Library
- S. Lee, T. Kim, K. Kim, and J. Kim. Lifetime management of flash-based ssds using recovery--aware dynamic throttling. In FAST 2012, pages 57--70. Google ScholarDigital Library
- F. R. Macaulay. Introduction to "the smoothing of time series". In The Smoothing of Time Series, NBER Chapters. National Bureau of Economic Research, Inc, 1931.Google Scholar
- I. Micron Technology. 16nm MLC NAND: The Worldąŕs Most Advanced Process. http://www.micron.com/.../media-kits/16nm-nand, 2009.Google Scholar
- V. Mohan, S. Sankar, and S. Gurumurthi. refresh SSDs: Enabling high endurance, low cost flash in datacenters. In University of Virginia, Technical Report, CS-2012-05, 2012.Google Scholar
- D. Narayanan, E. Thereska, A. Donnelly, S. Elnikety, and A. Rowstron. Migrating server storage to SSDs: analysis of tradeoffs. In EuroSys 2009. Google ScholarDigital Library
- Y. Pan, G. Dong, Q. Wu, and T. Zhang. Quasi-nonvolatile SSD: Trading flash memory nonvolatility to improve storage system performance for enterprise applications. In HPCA 2012. Google ScholarDigital Library
- Y. Pan, G. Dong, and T. Zhang. Exploiting memory device wear-out dynamics to improve NAND flash memory system performance. In FAST 2011. Google ScholarDigital Library
- B. Peleato and R. Agarwal. Maximizing mlc nand lifetime and reliability in the presence of write noise. In Communications (ICC), 2012 IEEE International Conference on, pages 3752--3756, 2012.Google ScholarCross Ref
- U. T. Repository. OLTP Application I/O. http://traces.cs.umass.edu/, 2007.Google Scholar
- S. M. Technologies. Flash Management-Why and How? A detailed overview of flash management techniques. http://www.emc.com/.../white-papers, 2013.Google Scholar
Index Terms
- Retention Trimming for Wear Reduction of Flash Memory Storage Systems
Recommendations
A Group-Based Hybrid Wear-Leveling Algorithm for Flash Memory Storage Systems
ICDMA '12: Proceedings of the 2012 Third International Conference on Digital Manufacturing & AutomationWear-leveling algorithm is required in most flash memory controllers to prolong the lifetime of flash memory by distributing the erase operations evenly across the whole flash memory. This paper proposes a group based wear-leveling algorithm which can ...
A group-based wear-leveling algorithm for large-capacity flash memory storage systems
CASES '07: Proceedings of the 2007 international conference on Compilers, architecture, and synthesis for embedded systemsAlthough NAND flash memory has become one of the most popular storage media for portable devices, it has a serious problem with respect to lifetime. Each block of NAND flash memory has a limited number of program/erase cycles, usually 10,000-100,000, ...
Hot-LSNs distributing wear-leveling algorithm for flash memory
Special section on ESTIMedia'12, LCTES'11, rigorous embedded systems design, and multiprocessor system-on-chip for cyber-physical systemsFlash memory offers attractive features, such as non-volatile, shock resistance, fast access and low power consumption for data storage. However, it has one main drawback of requiring an erase before updating the contents. Furthermore, the flash memory ...
Comments