research-article

FPGA Implementations for Volterra DFEs

Authors:

Andreas Emeretlis,

George TheodoridisAuthors Info & Claims

PCI '14: Proceedings of the 18th Panhellenic Conference on Informatics

Pages 1 - 5

https://doi.org/10.1145/2645791.2645831

Published: 02 October 2014 Publication History

Get Access

Abstract

In this paper a high-throughput FPGA implementation of a Volterra-based Decision Feedback Equalizer (DFE) is presented for first time. The DFE is a popular scheme, and its performance is a critical issue in high-speed communication systems. To overcome the throughput limitation due to the feedback loop, two multiplexer-based architectures were developed and compared. The introduced architectures were implemented on two Xilinx FPGAs, exploiting the specific features of these devices. Based on the experimental results, it is proved that the introduced designs achieve high throughput (10Gb/s), showing that the FPGAs are a suitable option for high-speed systems (e.g. optical communication systems).

References

[1]

M. Li, S. Wang, J. Chen, and T. Kwasniewski, "Design and optimization of multi-tap DFE for high-speed backplane data communications," in Proc. IEEE PACRIM Comm., Comp. and signal Processing, pp. 601--604, Aug. 2005.

Google Scholar

[2]

C. A. Belfiore and J. John H. Park, "Decision feedback equalizer," IEEE Trans. Commun. Technol., vol. 67, no. 8, pp. 1143--1156, 1979.

Google Scholar

[3]

G. O. Glentis, K. Georgoulakis, C. Matrakidis, "Performance evaluation of Decision Feedback Equalizers in fiber communication links" in Int. Symp. On Communications, Control and Signal Processing, 2014.

Google Scholar

[4]

C. Xia and W. Rosenkranz, "Nonlinear electrical equalization for different modulation formats with optical filtering," J. Lightwave Tech., vol. 25, no. 4, pp. 996--1001, 2007.

Crossref

Google Scholar

[5]

J. Pan and C. Cheng, "Wiener-hammerstein model based electrical equalizer for optical communications systems," J. Lightwave Tech., vol. 29, pp. 2454--2459, 2011.

Crossref

Google Scholar

[6]

M. Renfors and Y. Neuvo, "The maximum sampling rate of digital filters under hardware speed constraints," IEEE Trans. Circuits Syst. II, vol. 28, pp. 196--202, 1981.

Crossref

Google Scholar

[7]

K. K. Parhi, "Design of multigigabit multiplexer-loop-based decision feedback equalizers," IEEE Trans. VLSI Syst., vol. 13, no. 4, pp. 489--493, 2005.

Digital Library

Google Scholar

[8]

C.-H. Lin, A.-Y. Wu, and F.-M. Li, "High-performance VLSI architecture of decision feedback equalizer for gigabit systems," IEEE Trans. Circuits Syst. II, vol. 53, pp. 911--915, 2006.

Crossref

Google Scholar

[9]

Yu-Chun Lin; Muh-Tian Shiue; Shyh-Jye Jou, "10Gbps decision feedback equalizer with dynamic lookahead decision loop," in Int Symp. on Circuits and Systems (ISCAS), pp.1839,1842, 2009.

Google Scholar

[10]

D. Oh and K. K. Parhi, "Low complexity design of high speed parallel decision feedback equalizers," IEEE Conf. on Application-Specific Systems, Architectures and Processors (ASAP), pp. 118--124, Sep. 2006.

Digital Library

Google Scholar

[11]

G. O. Glentis, Y. Kopsinis, K. Georgoulakis, C. Matrakidis, "Electronic dispersion compensation of fiber links using sparsity induced Volterra equalizers" in Int. Symp. on Signal Processing and Information Technology (ISSPIT), 2013.

Crossref

Google Scholar

[12]

Xilinx Inc., "7 Series DSP48E1 Slice", User Guide, Available: http://www.xilinx.com/support/documentation/user_guides/ug479_7Series_DSP48E1.pdf. Accessed: May 2014

Google Scholar

Cited By

View all

Chen JHuang YLi YLi HLi YSong YZhang QZhang J(2021)High-performance low-complexity Volterra decision feedback equalizer based on FPGA for C-Band PAM-4 transmissionOptical Fiber Technology10.1016/j.yofte.2021.10255564(102555)Online publication date: Jul-2021
https://doi.org/10.1016/j.yofte.2021.102555

Index Terms

FPGA Implementations for Volterra DFEs
1. Hardware
  1. Electronic design automation
    1. High-level and register-transfer level synthesis
  2. Very large scale integration design
    1. Application-specific VLSI designs

Recommendations

An FPGA implementation for neural networks with the FDFM processor core approach

This paper presents a field programmable gate array FPGA implementation of a three-layer perceptron using the few DSP blocks and few block RAMs FDFM approach implemented in the Xilinx Virtex-6 family FPGA. In the FDFM approach, multiple processor cores ...
Application-Specific FPGA using heterogeneous logic blocks

This work presents a new automatic mechanism to explore the solution space between Field Programmable Gate Arrays (FPGAs) and Application-Specific Integrated Circuits (ASICs). This new solution is termed as an Application-Specific Inflexible FPGA (ASIF) ...
Efficient AES implementations on ASICs and FPGAs
AES'04: Proceedings of the 4th international conference on Advanced Encryption Standard

In this article, we present two AES hardware architectures: one for ASICs and one for FPGAs. Both architectures utilize the similarities of encryption and decryption to provide a high throughput using only a relatively small area. The presented ...

Comments

Information & Contributors

Information

Published In

PCI '14: Proceedings of the 18th Panhellenic Conference on Informatics

October 2014

355 pages

ISBN:9781450328975

DOI:10.1145/2645791

General Chairs:
Katsikas Sokratis
Department of Digital Systems, University of Piraeus
,
Hatzopoulos Michael
Department of Informatics and Telecommunications, National and Kapodistrian University of Athens
,
Apostolopoulos Theodoros
Department of Informatics, Athens University of Economics and Business
,
Anagnostopoulos Dimosthenis
Department of Informatics & Telematics, Harokopio University of Athens
,
Program Chairs:
Carayiannis Elias
Department of Systems & Technology Management, School of Business, George Washington University
,
Varvarigou Theodora
School of Electrical and Computer Engineering, National Technical University of Athens
,
Nikolaidou Mara
Department of Informatics & Telematics, Harokopio University of Athens

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

In-Cooperation

Greek Com Soc: Greek Computer Society
Univ. of Piraeus: University of Piraeus
National and Kapodistrian University of Athens: National and Kapodistrian University of Athens
Athens U of Econ & Business: Athens University of Economics and Business

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 02 October 2014

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Author Tags

Qualifiers

Research-article
Research
Refereed limited

Conference

PCI '14

PCI '14: 18th Panhellenic Conference on Informatics

October 2 - 4, 2014

Athens, Greece

Acceptance Rates

PCI '14 Paper Acceptance Rate 51 of 102 submissions, 50%;

Overall Acceptance Rate 190 of 390 submissions, 49%

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

1
Total Citations
View Citations
67
Total Downloads

Downloads (Last 12 months)1
Downloads (Last 6 weeks)0

Reflects downloads up to 01 Mar 2025

Other Metrics

View Author Metrics

Citations

Cited By

View all

Chen JHuang YLi YLi HLi YSong YZhang QZhang J(2021)High-performance low-complexity Volterra decision feedback equalizer based on FPGA for C-Band PAM-4 transmissionOptical Fiber Technology10.1016/j.yofte.2021.10255564(102555)Online publication date: Jul-2021
https://doi.org/10.1016/j.yofte.2021.102555

View Options

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Full Access

Get this Publication

View options

PDF

View or Download as a PDF file.

PDF

eReader

View online with eReader.

eReader

Abstract

References

Cited By

Index Terms

Recommendations

An FPGA implementation for neural networks with the FDFM processor core approach

Application-Specific FPGA using heterogeneous logic blocks

Efficient AES implementations on ASICs and FPGAs

Comments

Information

Published In

In-Cooperation

Publisher

Publication History

Permissions

Check for updates

Author Tags

Qualifiers

Conference

Acceptance Rates

Contributors

Other Metrics

Bibliometrics

Article Metrics

Other Metrics

Citations

Cited By

Login options

Full Access

View options

PDF

eReader

Share

Share this Publication link

Share on social media

Affiliations