Valery Sklyarov
Iouliia Skliarova
ABSTRACT
The paper is dedicated to the design space exploration for Xilinx devices from Zynq-7000 family with such architecture that includes a dual-core processing system and a programmable logic on the same microchip. The developed multi-level computing system enables three subsystems to be combined that are: a personal host computer, a Zynq-based hardware/software system and peripheral devices. Interactions with the host computer are provided through files that are used to supply data to the Zynq device and to get the results from the Zynq device. For interactions between software running in the Zynq processing system and hardware implemented in the Zynq programmable logic, different types of interfaces have been supported. A number of peripheral modules for using such devices as VGA monitors and keypads have been designed. The paper reports the results of integration of the developed components and proposals for using such system in practical applications.
- Estrin, G. Organization of Computer Systems -- The Fixed Plus Variable Structure Computer. Proceedings of Western Joint IRE-AIEE-ACM Computer Conference, New York, May 1960, pp. 33--40. Google Scholar
Digital Library
- Xilinx, Inc. UG585 (v1.6.1) Zynq-7000 All Programmable SoC Technical Reference Manual, September 10, 2013.Google Scholar
- Sadri, M., Weis, C., When, N., Benini, L. Energy and Performance Exploration of Accelerator Coherency Port Using Xilinx ZYNQ. 10th FPGAWorld Conference -- FPGAWorld'13, 2013, doi: 10.1145/2513683.2513688. Google ScholarDigital Library
- McDougall, J. Simple AMP Running Linux and Bare-Metal System on Both Zynq SoC Processors. Xilinx XAPP1078 (v1.0) February 14, 2013. Available at: http://www.xilinx.com/support/documentation/application_notes/xapp1078-amp-linux-bare-metal.pdf.Google Scholar
- Sklyarov, V., Skliarova, I., Barkalov, A., Titarenko, L. Synthesis and Optimization of FPGA-based Systems. Switzerland: Springer, 2014.Google Scholar
- Skliarova, I., Sklyarov, V., Sudnitson, A. Design of FPGA-based Circuits using Hierarchical Finite State Machines. Tallinn: TUT Press, 2012.Google Scholar
- Sklyarov, V., Skliarova, I. Parallel Processing in FPGA-based Digital Circuits and Systems. Tallinn: TUT Press, 2013.Google Scholar
- Sklyarov, V., Skliarova, I., Silva, J., Rjabov, A., Sudnitson, A., Cardoso, C. Hardware/Software Co-design for Programmable Systems-on-Chip. Tallinn: TUT Press, 2014.Google Scholar
- Xilinx, Inc. Vivado Design Suite. Available at: www.xilinx.com.Google Scholar
- ZedBoard (Zynq#8482; Evaluation and Development Hardware User's Guide), Version 2.2, 27 January, 2014. Available at: http://www.zedboard.org/sites/default/files/documentations/ZedBoard_HW_UG_v2_2.pdf.Google Scholar
- ZyBo Reference Manual. February 14, 2014. Available at: http://digilentinc.com/Data/Products/ZYBO/ZYBO_RM_B_V6.pdf.Google Scholar
- Sklyarov, V., Skliarova, I., Neves, A. Modeling and Implementation of Automatic System for Garage Control. Proceedings of ICROS-SICE International Joint Conference - ICCAS-SICE'2009, Fukuoka, Japan, August 2009, pp. 4295--4300.Google Scholar
- Sklyarov, V. Hardware/Software Modeling of FPGA-based Systems. Parallel Algorithms and Applications, 2002, 17/1, pp. 19--39.Google ScholarCross Ref
Index Terms
- Design space exploration in multi-level computing systems
Recommendations
Data multiplexed and hardware reused architecture for deep neural network accelerator
AbstractDespite many decades of research on high-performance Deep Neural Network (DNN) accelerators, their massive computational demand still requires resource-efficient, optimized and parallel architecture for computational acceleration. ...
Analysis and Comparison of Attainable Hardware Acceleration in All Programmable Systems-on-Chip
DSD '15: Proceedings of the 2015 Euromicro Conference on Digital System DesignZynq-7000 devices from Xilinx incorporate a dual-core processing unit running software, programmable logic that can be customized to implement different hardware circuits, and interfaces enabling interactions and data exchange between software and ...
Hardware-accelerated design space exploration framework for communication systems
The efficient hardware implementation of signal processing algorithms requires a rigid characterization of the interdependencies between system parameters and hardware costs. Pure software simulation of bit-true implementations of algorithms with high ...
Comments