Exploring Independent Gates in FinFET-Based Transistor Network Generation

ABSTRACT

This paper shows that double gate devices, like independent-gate (IG) FinFETs, have introduced new challenges in the transistor network generation step during the logic synthesis. The main point is that reducing the number of literals in a given Boolean expression is not enough to guarantee a minimum IG FinFET network implementation. This way, traditional factorization methods or graph-based optimizations may not be useful to generate networks for double gate devices. In this sense, this paper presents a graph-based method able to find promising arrangements to explore the separated gates of each IG FinFET. The experiments demonstrate that the proposed method can reduce the number of IG FinFETs compared to the traditional methods of transistor network generation.

References

1. Frank, E. J., Dennard, R. H., Nowak, E., Solomon, P. M., Taur, Y. and Wong, H.-S. P. 2001. Device scaling limits of Si MOSFETs and their application dependencies. Proc. IEEE, 89, 3 (Mar. 2001), 259--288.
2. Huang, X., Lee, W., Kuo, C., Hisamoto, D., Chang, L., Kedzierski, J., Anderson, E., Takeuchi, H., Choi, Y., Asano, K., Subramanian, V., King, T., Bokor, J., Hu, C. 1999. Sub 50-nm FinFET: PMOS. Technical Digest. International Electron Devices Meeting (IEDM '99), 67--70.
3. Nowak, E. J., Aller, I., Ludwig, T., Kim, K., Joshi, R. V., Chuang, C. T., Bernstein, K. and Puri, R. 2004. Turning silicon on its edge. IEEE Circuits Devices Mag., 20, 1 (Jan./Feb. 2004), 20--31.
4. Roy, K., Mahmoodi, H., Mukhopadhyay, S., Anathan, H., Bansal, A. and Cakici, T. 2005. Double-gate SOI devices for low-power and high-performance applications. in Proc. IEEE Int. Conf. on CAD (ICCAD 2005), 217--224.
5. Chiang, M., Kim, K., Tretz, C. and Chuang, C. 2005. Novel High-Density Low-Power Logic Circuit Techniques Using DG Devices. IEEE Transactions on Electron Devices, 52, 10 (Oct. 2005), 2339--2342.
6. Datta, A., Goel, A., Cakici, R. T., Mahmoodi, H., Lekshmanan, D. and Roy, K. 2007. Modeling and Circuit Synthesis for Independently Controlled Double Gate FinFET Devices. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 26, 11 (Nov. 2007), 1957--1966.
7. Muttreja, A., Agarwal, N., Jha, N. K. 2007. CMOS logic design with independent-gate FinFETs. 25th International Conference on Computer Design (ICCD 2007), 560--567.
8. Chiang, M., Kim, K., Chuang, C. and Tretz, C. 2006. High-Density Reduced-Stack Logic Circuit Techniques Using Independent-Gate Controlled Double-Gate Devices. IEEE Transactions on Electron Devices, 53, 9 (Sep. 2006), 2370--2377.
9. Wang, M. C. 2010. Independent-Gate FinFET Circuit Design Methodology. International Journal of Computer Science, 37, 1 (Mar. 2010), 50.
10. Rostami, M. and Mohanram, K. 2001. Dual-Vth Independent-Gate FinFETs for Low Power Logic Circuits. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 30, 3 (Mar. 2011), 337--349.
11. Martins, M. G. A., Da Rosa Junior, L. S., Rasmussen, A., Ribas, R. P. and Reis, A. I. 2010. Boolean Factoring with Multi-Objective Goals. IEEE Int. Conf. on Computer Design (ICCD 2010), 229--234.
12. Possani, V. N., Callegaro, V., Reis, A. I., Ribas, R. P., Marques, F. S. and Da Rosa Junior, L. S. 2013. Improving the Methodology to Build Non-Series-Parallel Transistor Arrangements. 26th Symp. on Integrated Circuits and Systems Design (SBCCI 2013), 1--6.
13. Golumbic, M. C., Mintz, A. and Rotics, U. 2008. An improvement on the complexity of factoring read-once Boolean functions. Discrete Applied Mathematics, 156, 10 (May. 2008), 1633--1636.
14. IWLS 2005 Benchmarks: http://www.iwls.org.
15. Berkeley Logic Synthesis and Verification Group, ABC: A System for Sequential Synthesis and Verification, Release 130115.

Index Terms

• Hardware

  • Integrated circuits

    • Logic circuits