Sharad Kapur
ABSTRACT
Integral equation techniques are often used to extract models of integrated circuit structures. This extraction involves solving a dense system of linear equations, and using direct solution methods is prohibitive for large problems. In this paper, we present IES/sup 3/ (pronounced "ice cube"), a fast Integral Equation Solver for three-dimensional problems with arbitrary kernels. Extraction methods based on IES/sup 3/ are substantially more efficient than existing multipole-based approaches.
- 1.E. Anderson et al. LAPACK User's Guide, Release 2.0. SIAM Publications, Philadelphia, 2nd edition, 1995. Google Scholar
Digital Library
- 2.L. Greengard and V. Rohklin. A new version of the fast multipole method for the Laplace equation in three dimensions. Technical Report YALEU/DCS,/RR-1115, Yale University Department of Computer Science, September 1996.Google ScholarCross Ref
- 3.L. Greengard and V. Rokhlin. A fast algorithm for particle simulations. Journal of Computational Physics, 73(2):325-348, December 1987. Google ScholarDigital Library
- 4.R. F. Harrington. Field Computation by Moment Methods. IEEE Press, New York, 1991. Google ScholarDigital Library
- 5.M. Kamon, M. J. Tsuk, and J.White. FAS- THENRY: A multipole-accelerated 3-d inductance extraction program. IEEE Transactions on Microwave Theory and Techniques, 42(9):1750- 1758, September 1994.Google ScholarCross Ref
- 6.S. Kapur and J. Zhao. A fast method of moments solver for efficient parameter extraction of MCMs. In 3~lh Design Automation Conference, pages 141-146, June 1997. Google ScholarDigital Library
- 7.K. Nabors and J. White. Fastcap: A multipoleaccelerated 3-d capacitance extraction program. IEEE Transactions on Computer-Aided Design, 10(10):1447-1459, November 1991.Google ScholarDigital Library
- 8.K. Nabors and J. White. Multipole-accelerated capacitance extraction for 3-d structures with multiple dielectrics. IEEE Transactions on Circults and Systems, 39(11):946-954, November 1992.Google ScholarCross Ref
- 9.J. R. Philips and J. White. A precorrected-FFT method for capacitance extraction of complicated 3-d structures. In International Conference on Computer-Aided Design, November 1994. Google ScholarDigital Library
- 10.S. M. Rao, T. K. Sarkar, and R. F. Harrington. The electrostatic field of conducting bodies in multiple dielectric media. IEEE Transactions on Microwave Theory and Techniques, 32(11):1441- 1448, November 1984.Google ScholarCross Ref
- 11.Y. Saad and M. H. Shultz. GMRES: A generalized minimal residual algorithm for solving nonsymmetric linear systems. SIAM Journal on Scientific and Statistical Computing, 7(3):856-869, July 1986. Google ScholarDigital Library
- 12.J. Stoer and R. Bulirsch. Introduction to Numerical Analysis. Springer-Verlag, New York, 1979.Google Scholar
- 13.W. T. Weeks. Calculation of coefficients of capacitance of multiconductor transmission lines in the presence of a dielectric interface. IEEE Transactions on Microwave Theory and Techniques, 18(1):35-43, January 1970.Google ScholarCross Ref
Index Terms
- IES3: a fast integral equation solver for efficient 3-dimensional extraction
Recommendations
Decomposition and technology mapping of speed-independent circuits using Boolean relations
ICCAD '97: Proceedings of the 1997 IEEE/ACM international conference on Computer-aided designPresents a new technique for the decomposition and technology mapping of speed-independent circuits. An initial circuit implementation is obtained in the form of a netlist of complex gates, which may not be available in the design library. The proposed ...
Efficient Galerkin techniques for multipole-accelerated capacitance extraction of 3-D structures with multiple dielectrics
ARVLSI '95: Proceedings of the 16th Conference on Advanced Research in VLSI (ARVLSI'95)This paper describes an efficient implementation of a Galerkin based multipole-accelerated boundary element method for 3-D capacitance extraction of conductors in an arbitrary piecewise-constant dielectric medium. Results are presented to demonstrate ...
Automatic synthesis of gate-level timed circuits with choice
ARVLSI '95: Proceedings of the 16th Conference on Advanced Research in VLSI (ARVLSI'95)This paper presents a CAD tool for the automatic synthesis of gate-level timed circuits from general specifications to basic gates such as AND gates, OR gates, and C-elements. Timed circuits are a class of asynchronous circuits that incorporate explicit ...
Comments