Evaluating Phase Change Memory for Enterprise Storage Systems: A Study of Caching and Tiering Approaches

Abstract

Storage systems based on Phase Change Memory (PCM) devices are beginning to generate considerable attention in both industry and academic communities. But whether the technology in its current state will be a commercially and technically viable alternative to entrenched technologies such as flash-based SSDs remains undecided. To address this, it is important to consider PCM SSD devices not just from a device standpoint, but also from a holistic perspective.

This article presents the results of our performance study of a recent all-PCM SSD prototype. The average latency for a 4KiB random read is 6.7μs, which is about 16× faster than a comparable eMLC flash SSD. The distribution of I/O response times is also much narrower than flash SSD for both reads and writes. Based on the performance measurements and real-world workload traces, we explore two typical storage use cases: tiering and caching. We report that the IOPS/$ of a tiered storage system can be improved by 12--66% and the aggregate elapsed time of a server-side caching solution can be improved by up to 35% by adding PCM.

Our results show that (even at current price points) PCM storage devices show promising performance as a new component in enterprise storage systems.

References

1. Ameen Akel, Adrian M. Caulfield, Todor I. Mollov, Rajesh K. Gupta, and Steven Swanson. 2011. Onyx: A protoype phase change memory storage array. In Proceedings of the 3rd USENIX Conference on Hot Topics in Storage and File Systems (HotStorage’11). USENIX Association, 2--2. http://dl.acm.org/citation.cfm?id=2002218.2002220.
2. Johan Akerman. 2005. Toward a universal memory. Science 308, 5721, 508--510. DOI:http://dx.doi.org/10.1126/science.1110549.
3. Manos Athanassoulis, Bishwaranjan Bhattacharjee, Mustafa Canim, and Kenneth A. Ross. 2012. Path processing using solid state storage. In Proceedings of the 3rd International Workshop on Accelerating Data Management Systems using Modern Processor and Storage Architectures (ADMS’12).
4. F. Bedeschi, C. Resta, O. Khouri, E. Buda, L. Costa, M. Ferraro, F. Pellizzer, F. Ottogalli, A. Pirovano, M. Tosi, R. Bez, R. Gastaldi, and G. Casagrande. 2004. An 8MB demonstrator for high-density 1.8V phase-change memories. In Proceedings of the Symposium on VLSI Circuits. 442--445. DOI:http://dx.doi.org/10.1109/VLSIC.2004.1346644.
5. S. Byan, J. Lentini, A. Madan, L. Pabon, M. Condict, J. Kimmel, S. Kleiman, C. Small, and M. Storer. 2012. Mercury: Host-side flash caching for the data center. In Proceedings of the IEEE 28th Symposium on Mass Storage Systems and Technologies (MSST). 1--12. DOI:http://dx.doi.org/10.1109/MSST.2012.6232368.
6. David A. Holland, Elaine Angelino, Gideon Wald, and Margo I. Seltzer. 2013. Flash caching on the storage client. In Proceedings of the 11th USENIX Conference and USENIX Annual Technical Conference (USENIXATC’13). USENIX Association.
7. K. Hoya, D. Takashima, S. Shiratake, R. Ogiwara, T. Miyakawa, H. Shiga, S. M. Doumae, S. Ohtsuki, Y. Kumura, S. Shuto, T. Ozaki, K. Yamakawa, I. Kunishima, A. Nitayama, and S. Fujii. 2006. A 64Mb chain FeRAM with quad-BL architecture and 200Mb/s burst mode. In IEEE International Solid-State Circuits Conference (ISSCC’06). 459--466. DOI:http://dx.doi.org/10.1109/ISSCC.2006.1696078.
8. Dongki Kim, Sungkwang Lee, Jaewoong Chung, Dae Hyun Kim, Dong Hyuk Woo, Sungjoo Yoo, and Sunggu Lee. 2012. Hybrid DRAM/PRAM-based main memory for single-chip CPU/GPU. In Proceeding of the 49th ACM/EDAC/IEEE Design Automation Conference (DAC). 888--896.
9. Jin Kyu Kim, Hyung Gyu Lee, Shinho Choi, and Kyoung Il Bahng. 2008. A PRAM and NAND flash hybrid architecture for high-performance embedded storage subsystems. In Proceedings of the 8th ACM International Conference on Embedded Software (EMSOFT’08). ACM, New York, NY, 31--40. DOI:http://dx.doi.org/10.1145/1450058.1450064.
10. Ricardo Koller, Leonardo Marmol, Swaminathan Sundararaman, Nisha Talagala, and Ming Zhao. 2013. Write policies for host-side flash caches. In Proceedings of the 11th USENIX Conference on File and Storage Technologies (FAST’13). USENIX Association.
11. Benjamin C. Lee, Engin Ipek, Onur Mutlu, and Doug Burger. 2009. Architecting phase change memory as a scalable dram alternative. In Proceedings of the 36th Annual International Symposium on Computer Architecture (ISCA’09). ACM, New York, NY, 2--13. DOI:http://dx.doi.org/10.1145/1555754.1555758.
12. Kwang-Jin Lee, Beak-Hyung Cho, Woo-Yeung Cho, Sangbeom Kang, Byung-Gil Choi, Hyung-Rok Oh, Chang-Soo Lee, Hye-Jin Kim, Joon-min Park, Qi Wang, Mu-Hui Park, Yu-Hwan Ro, Joon-Yong Choi, Ki-Sung Kim, Young-Ran Kim, In-Cheol Shin, Ki-won Lim, Ho-Keun Cho, Chang-Han Choi, Won-ryul Chung, Du-Eung Kim, Kwang-Suk Yu, Gi-Tae Jeong, Hong-Sik Jeong, Choong-Keun Kwak, Chang-Hyun Kim, and Kinam Kim. 2007. A 90nm 1.8V 512Mb diode-switch PRAM with 266Mb/s read throughput. In Proceedings of the IEEE International Solid-State Circuits Conference (ISSCC’07). Digest of Technical Papers. 472--616. DOI:http://dx.doi.org/10.1109/ISSCC.2007.373499.
13. Jeffrey C. Mogul, Eduardo Argollo, Mehul Shah, and Paolo Faraboschi. 2009. Operating system support for NVM+DRAM hybrid main memory. In Proceedings of the 12th Conference on Hot Topics in Operating Systems (HotOS’09). USENIX Association, 14--14. http://dl.acm.org/citation.cfm?id=1855568.1855582.
14. Moinuddin K. Qureshi, Michele M. Franceschini, Ashish Jagmohan, and Luis A. Lastras. 2012. PreSET: improving performance of phase change memories by exploiting asymmetry in write times. In Proceedings of the 39th Annual International Symposium on Computer Architecture (ISCA’12). IEEE Computer Society, 380--391. http://dl.acm.org/citation.cfm?id=2337159.2337203.
15. Moinuddin K. Qureshi, Vijayalakshmi Srinivasan, and Jude A. Rivers. 2009. Scalable high performance main memory system using phase-change memory technology. In Proceedings of the 36th annual International Symposium on Computer Architecture (ISCA’09). ACM, New York, NY, 24--33. DOI:http://dx.doi.org/10.1145/1555754.1555760.
16. S. Raoux, G. W. Burr, M. J. Breitwisch, C. T. Rettner, Y. C. Chen, R. M. Shelby, M. Salinga, D. Krebs, S.-H. Chen, H. L. Lung, and C. H. Lam. 2008. Phase-change random access memory: A scalable technology. IBM J. Res. Develop. 52, 4.5, 465--479. DOI:http://dx.doi.org/10.1147/rd.524.0465.
17. C. H. Sie. 1969. Memory Cell Using Bistable Resistivity in Amorphous As-Te-Ge-Film. Iowa State University. http://books.google.com/books?id=3yZxOAAACAAJ.
18. Omer Zilberberg, Shlomo Weiss, and Sivan Toledo. 2013. Phase-change memory: An architectural perspective. ACM Comput. Surv. 45, 3. DOI:http://dx.doi.org/10.1145/2480741.2480746.

Index Terms

• Information systems

  • Information retrieval

  • Information storage systems