skip to main content
research-article

Energy Modeling of Software for a Hardware Multithreaded Embedded Microprocessor

Published: 30 April 2015 Publication History

Abstract

This article examines a hardware multithreaded microprocessor and discusses the impact such an architecture has on existing software energy modeling techniques. A framework is constructed for analyzing the energy behavior of the XMOS XS1-L multithreaded processor and a variation on existing software energy models is proposed, based on analysis of collected energy data. It is shown that by combining execution statistics with sufficient data on the processor’s thread activity and instruction execution costs, a multithreaded software energy model used with Instruction Set Simulation can yield an average error margin of less than 7%.

References

[1]
Todd Austin. 2002. SimpleScalar: An infrastructure for computer system modeling. IEEE Computer 35, 2, 59--67.
[2]
Daniel Bovet and Marco Cesati. 2005. Understanding The Linux Kernel. Oreilly & Associates Inc., Sebastopol, CA.
[3]
David Brooks, Vivek Tiwari, and Margaret Martonosi. 2000. Wattch: A framework for architectural-level power analysis and optimizations. ACM SIGARCH Computer Architecture News 28, 2, 83--94.
[4]
David R. Butenhof. 1997. Programming with POSIX threads. Addison-Wesley Professional, New York, NY.
[5]
Gilberto Contreras and Margaret Martonosi. 2005. Power prediction for Intel XScale processors using performance monitoring unit events. In Proceedings of the 2005 International Symposium on Low Power Electronics and Design (ISLPED’05). IEEE, 221--226.
[6]
Rodrigo Fonseca, Prabal Dutta, Philip Levis, and Ion Stoica. 2008. Quanto: Tracking energy in networked embedded systems. In Proceedings of the 8th USENIX Symposium of Operating Systems Design and Implementation (OSDI’08). 323--328.
[7]
Mostafa E. a. Ibrahim, Markus Rupp, and Hossam a. H. Fahmy. 2008. Power estimation methodology for VLIW digital signal processors. In Proceedings of the 2008 42nd Asilomar Conference on Signals, Systems and Computers. IEEE, 1840--1844.
[8]
Intel Corporation. 2003. Intel Hyper-Threading Technology Technical User’s Guide.
[9]
Poonacha Kongetira, Kathirgamar Aingaran, and Kunle Olukotun. 2005. Niagara: A 32-way multithreaded sparc processor. IEEE Micro 25, 2, 21--29.
[10]
Sheayun Lee, Andreas Ermedahl, and Sang Lyul Min. 2001. An accurate instruction-level energy consumption model for embedded RISC processors. ACM SIGPLAN Notices 36, 8, 1--10.
[11]
Umer Liqat, Steven Kerrison, Serrano Alejandro, Kyriakos Giorgiou, Pedro Lopez-Garcia, Neville Grech, Manuel V. Hermenegildo, and Kerstin Eder. 2013. Energy consumption analysis of programs based on XMOS ISA-level models. In 23rd International Symposium on Logic-Based Program Synthesis and Transformation (LOPSTR’13). 72--90.
[12]
David May. 2009. XMOS XS1 Instruction Set Architecture.
[13]
David May, Ali Dixon, Ayewin Oung, Henk Muller, and Mark Lippett. 2008. XS1-L System Specification.
[14]
Microsoft Corporation. 2012. About Processes and Threads (Windows). (2012). Retrieved March 22, 2015 from http://msdn.microsoft.com/en-us/library/windows/desktop/ms681917(v=vs.85).aspx.
[15]
Jose Nunez-Yanez and Geza Lore. 2013. Enabling accurate modeling of power and energy consumption in an ARM-based system-on-chip. Microprocessors and Microsystems 37, 3, 319--332.
[16]
Gang Qu, Naoyuki Kawabe, Kimiyoshi Usami, and Miodrag Potkonjak. 2000. Function-level power estimation methodology for microprocessors. In Proceedings of the 37th Conference on Design Automation (DAC’00), 810--813.
[17]
Kaushik Roy and Mark C. Johnson. 1997. Software design for low power. In Low Power Design in Deep Submicron Electronics. Kluwer Academic Publishers, Dordrecht, The Netherlands, Chapter 6, 433--460.
[18]
Jeffry T. Russell and Margarida F. Jacome. 1998. Software power estimation and optimization for high performance, 32-bit embedded processors. In Proceedings International Conference on Computer Design. VLSI in Computers and Processors (Cat. No.98CB36273). IEEE Computer Society, 328--333.
[19]
Mariagiovanna Sami, Donatella. Sciuto, Cristina Silvano, and Vittorio Zaccaria. 2002. An instruction-level energy model for embedded VLIW architectures. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 21, 9, 998--1010.
[20]
Yakun Sophia Shao and David Brooks. 2013. Energy characterization and instruction-level energy model of Intel’s Xeon Phi processor. In Proceedings of the International Symposium on Low Power Electronics and Design (ISLPED’13). IEEE, 389--394.
[21]
Sim-Panalyzer. 2004. Sim-Panalyzer 2.0 Reference Manual.
[22]
Stefan Steinke, Markus Knauer, Lars Wehmeyer, and Peter Marwedel. 2001. An accurate and fine grain instruction-level energy model supporting software optimizations. In Proceedings of the International Workshop on Power and Timing Modeling Optimization and Simulation (PATMOS’01).
[23]
Vivek Tiwari, Sharad Malik, and Andrew Wolfe. 1994a. Compilation techniques for low energy: An overview. In Proceedings of the IEEE Symposium on Low Power Electronics, 1994. Digest of Technical Papers. IEEE, 38--39.
[24]
Vivek Tiwari, Sharad Malik, and Andrew Wolfe. 1994b. Power analysis of embedded software: A first step towards software power minimization. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2, 4, 437--445.
[25]
Vivek Tiwari, Sharad Malik, Andrew Wolfe, and Mike Tien-Chien Lee. 1996. Instruction level power analysis and optimization of software. Journal of VLSI Signal Processing Systems for Signal,Image, and Video Technology 13, 2--3, 223--238.
[26]
Reinhold P. Weicker. 1984. Dhrystone: A synthetic systems programming benchmark. Communications of the ACM 27, 10, 1013--1030.
[27]
Terry A. Welch. 1984. A technique for high-performance data compression. Computer 17, 6, 8--19.

Cited By

View all
  • (2024)Compiling Haskell for Energy Efficiency: Empirical Analysis of Individual TransformationsProceedings of the 39th ACM/SIGAPP Symposium on Applied Computing10.1145/3605098.3635915(1104-1113)Online publication date: 8-Apr-2024
  • (2024)Model-based, fully simulated, system-level power consumption estimation of IoT devicesMicroprocessors and Microsystems10.1016/j.micpro.2024.105009105(105009)Online publication date: Mar-2024
  • (2021)Automated Testbench for Hybrid Machine Learning-Based Worst-Case Energy Consumption Analysis on Batteryless IoT DevicesEnergies10.3390/en1413391414:13(3914)Online publication date: 30-Jun-2021
  • Show More Cited By

Recommendations

Comments

Information & Contributors

Information

Published In

cover image ACM Transactions on Embedded Computing Systems
ACM Transactions on Embedded Computing Systems  Volume 14, Issue 3
Special Issue on Embedded Platforms for Crypto and Regular Papers
May 2015
515 pages
ISSN:1539-9087
EISSN:1558-3465
DOI:10.1145/2764962
Issue’s Table of Contents
Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than the author(s) must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected].

Publisher

Association for Computing Machinery

New York, NY, United States

Journal Family

Publication History

Published: 30 April 2015
Accepted: 01 November 2014
Revised: 01 June 2014
Received: 01 September 2013
Published in TECS Volume 14, Issue 3

Permissions

Request permissions for this article.

Check for updates

Author Tags

  1. ISA-level energy modeling
  2. Software energy modeling
  3. XMOS XS1 xCORE
  4. computer architecture
  5. embedded systems
  6. multithreading

Qualifiers

  • Research-article
  • Research
  • Refereed

Funding Sources

  • European Union Seventh Framework Programme (FP7/2007-2013)

Contributors

Other Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

  • Downloads (Last 12 months)19
  • Downloads (Last 6 weeks)1
Reflects downloads up to 20 Feb 2025

Other Metrics

Citations

Cited By

View all
  • (2024)Compiling Haskell for Energy Efficiency: Empirical Analysis of Individual TransformationsProceedings of the 39th ACM/SIGAPP Symposium on Applied Computing10.1145/3605098.3635915(1104-1113)Online publication date: 8-Apr-2024
  • (2024)Model-based, fully simulated, system-level power consumption estimation of IoT devicesMicroprocessors and Microsystems10.1016/j.micpro.2024.105009105(105009)Online publication date: Mar-2024
  • (2021)Automated Testbench for Hybrid Machine Learning-Based Worst-Case Energy Consumption Analysis on Batteryless IoT DevicesEnergies10.3390/en1413391414:13(3914)Online publication date: 30-Jun-2021
  • (2021)Source Code Classification for Energy Efficiency in Parallel Ultra Low-Power Microcontrollers2021 Design, Automation & Test in Europe Conference & Exhibition (DATE)10.23919/DATE51398.2021.9474085(878-883)Online publication date: 1-Feb-2021
  • (2021)Evaluation and ValidationEmbedded System Design10.1007/978-3-030-60910-8_5(239-293)Online publication date: 26-Jan-2021
  • (2019)Type-Driven Verification of Non-functional PropertiesProceedings of the 21st International Symposium on Principles and Practice of Declarative Programming10.1145/3354166.3354171(1-15)Online publication date: 7-Oct-2019
  • (2019)SeRA: Self-Repairing Architecture for Dark Silicon EraJournal of Circuits, Systems and Computers10.1142/S021812662050053X29:04(2050053)Online publication date: 13-Jun-2019
  • (2019)Static analysis for worst-case battery utilizationProceedings of the 7th International Workshop on Formal Methods in Software Engineering10.1109/FormaliSE.2019.00009(1-10)Online publication date: 27-May-2019
  • (2018)A Reconfigurable Energy Storage Architecture for Energy-harvesting DevicesACM SIGPLAN Notices10.1145/3296957.317321053:2(767-781)Online publication date: 19-Mar-2018
  • (2018)Termination checking and task decomposition for task-based intermittent programsProceedings of the 27th International Conference on Compiler Construction10.1145/3178372.3179525(116-127)Online publication date: 24-Feb-2018
  • Show More Cited By

View Options

Login options

Full Access

View options

PDF

View or Download as a PDF file.

PDF

eReader

View online with eReader.

eReader

Figures

Tables

Media

Share

Share

Share this Publication link

Share on social media