ABSTRACT
Dynamic Circuit Specialisation (DCS) is a technique that uses the reconfigurability of an FPGA to optimise a circuit during run-time, thus achieving higher performance and lower resource cost. However, run-time reconfiguration causes transitional effects that form an important problem for DCS. Because of these, the DCS circuit cannot be used while it is being reconfigured. This limits the usability of DCS for streaming applications and other applications that cannot tolerate downtime. For other applications, this results in a loss of performance.
In this paper, we present a technique to perform partial reconfiguration for DCS without transitional effects, thus allowing the circuit to remain fully functional at all times. The proposed method performs DCS by reconfiguring only LookUp Tables of the FPGA and does not require changes to the configuration architecture of the FPGA. The approach was tested and evaluated on current Xilinx FPGAs.
- F. Abouelella, T. Davidson, W. Meeus, K. Bruneel, and D. Stroobandt. How to Efficiently Implement Dynamic Circuit Specialization Systems. ACM Transactions on Design Automation of Electronic Systems, 18(3):35:1--35:38, 2013. Google ScholarDigital Library
- M. Bolotski, A. DeHon, and T. Knight Jr. Unifying FPGAs and SIMD arrays. In 2nd International Workshop on Field-Programmable Gate Arrays, 1994.Google Scholar
- K. Bruneel, W. Heirman, and D. Stroobandt. Dynamic Data Folding with Parameterizable FPGA Configurations. ACM Transactions on Design Automation of Electronic Systems (TODAES), 16(4):43:1--43:29, 2011. Google ScholarDigital Library
- K. Bruneel and D. Stroobandt. TROUTE: a reconfigurability-aware FPGA router. Lecture Notes in Computer Science, 5992:207--218, 2010. Google ScholarDigital Library
- T. Davidson, F. Abouelella, K. Bruneel, and D. Stroobandt. Dynamic Circuit Specialisation for Key-Based Encryption Algorithms and DNA Alignment. International Journal of Reconfigurable Computing, pages 5:5--5:5, 2012. Google ScholarDigital Library
- A. DeHon, T. Knight Jr., E. Tau, M. Bolotski, I. Eslick, D. Chen, and J. Brown. Patent: Dynamically Programmable Gate Array With Multiple Contexts, 1998.Google Scholar
- Ghent University, HES Group. TLUT tool flow. https://github.com/UGent-HES/tlut_flow.Google Scholar
- S. Hauck. Configuration prefetch for single context reconfigurable coprocessors. In Proceedings of the 1998 ACM/SIGDA Sixth International Symposium on Field Programmable Gate Arrays, pages 65--74, 1998. Google ScholarDigital Library
- A. Kulkarni, K. Heyse, T. Davidson, and D. Stroobandt. Performance Evaluation of Dynamic Circuit Specialization on Xilinx FPGAs. In FPGAworld Conference, 2014.Google Scholar
- A. Lam, S. J. E. Wilton, P. Leong, and W. Luk. An analytical model describing the relationships between logic architecture and FPGA Density. In Proceedings - 2008 International Conference on Field Programmable Logic and Applications, FPL, pages 221--226, 2008.Google ScholarCross Ref
- R. T. Ong and Xilinx. Patent: Programmable Logic Device Which Stores More Than One Configuration And Means For Switching Configurations, 1995.Google Scholar
- M. J. Wirthlin and B. Hutchings. Improving functional density through run-time constant propagation. In Proceedings of the 1997 ACM fifth international symposium on Field-programmable gate arrays, pages 86--92, 1997. Google ScholarDigital Library
- Xilinx. LogiCORE IP XPS HWICAP (v5.01.a), 2011.Google Scholar
Index Terms
Avoiding transitional effects in dynamic circuit specialisation on FPGAs
Recommendations
Performance Evaluation of Dynamic Circuit Specialization on Xilinx FPGAs
FPGAWorld '14: Proceedings of the FPGA World Conference 2014Dynamic Circuit Specialization (DCS) is a technique used to optimize FPGA applications when some of the inputs, called parameters, are infrequently changing compared to other inputs. For every change of parameter input values, a specialized FPGA ...
Dynamic Partial Reconfiguration in FPGAs for DSP Applications
ICETET '11: Proceedings of the 2011 Fourth International Conference on Emerging Trends in Engineering & TechnologyDSP Application needs to speed-up in computation time can be achieved by assigning complex computation intensive tasks to hardware and by exploiting the parallelism in algorithms.These applications need high performance as well as cost efficient design. ...
High Speed Dynamic Partial Reconfiguration for Real Time Multimedia Signal Processing
DSD '12: Proceedings of the 2012 15th Euromicro Conference on Digital System DesignThe use of Field Programmable Gate Array (FPGA) based System on Chip (SoC) is a promising approach in Multimedia applications. In SoC, computationally intensive tasks are off-loaded to the hardware logic. A feature introduced with new FPGA devices, ...
Comments