SHRINK: Reducing the ISA complexity via instruction recycling

Abstract

Microprocessor manufacturers typically keep old instruction sets in modern processors to ensure backward compatibility with legacy software. The introduction of newer extensions to the ISA increases the design complexity of microprocessor front-ends, exacerbates the consumption of precious on-chip resources (e.g., silicon area and energy), and demands more efforts for hardware verification and debugging. We analyzed several x86 applications and operating systems deployed between 1995 and 2012 and observed that many instructions stop being used over time, and more than 500 instructions were never used in these applications. We also investigate the impact of including these unused instructions in the design of the x86 decoders and propose SHRINK, a mechanism to remove old instructions without breaking backward compatibility with legacy code. SHRINK allows us to remove 40% of the instructions from the x86 ISA and improve the critical path, area, and power consumption of the instruction decoder, respectively, by 23%, 48%, and 49%, on average.

References

1. Altera, Nios II Processor Reference Handbook, 2011.
2. I. Atta et al., "STREX: Boosting Instruction Cache Reuse in OLTP Workloads Through Stratified Transaction Execution," in Proceedings of the 40th Annual International Symposium on Computer Architecture, 2013.
3. F. Barat, R. Lauwereins, and G. Deconinck, "Reconfigurable Instruction Set Processors from a Hardware/Software Perspective," IEEE Trans. Softw. Eng., vol. 28, no. 9, Sep. 2002.
4. E. G. Barrantes et al., "Randomized Instruction Set Emulation," ACM Trans. Inf. Syst. Secur., vol. 8, no. 1, Feb. 2005.
5. E. Blem, J. Menon, and K. Sankaralingam, "Power struggles: Revisiting the RISC vs. CISC debate on contemporary ARM and x86 architectures," in High Performance Computer Architecture (HPCA2013), 2013 IEEE 19th International Symposium on, Feb 2013, pp. 1--12.
6. J. Edler and M. Hill, "Dinero IV Trace-Driven Uniprocessor Cache Simulator," 2003.
7. M. Ferdman et al., "Clearing the Clouds: A Study of Emerging Scale-out Workloads on Modern Hardware," in Proceedings of the Seventeenth International Conference on Architectural Support for Programming Languages and Operating Systems, 2012.
8. A. Fog, "Future instruction set: AVX-512," http://www.agner.org/optimize/blog/read.php?i=288, accessed May 2014.
9. A. Fog, Instructions for Objconv, 2011, version 2.11.
10. A. Fog, "Lists of Instruction Latencies, Throughputs and Micro-Operation Breakdowns for Intel, AMD and VIA CPUs," 2014, www.agner.org/optimize/instruction_tables.pdf.
11. C. Galuzzi and K. Bertels, "The Instruction-Set Extension Problem: A Survey," ACM Trans. Reconfigurable Technol. Syst., vol. 4, no. 2, May 2011.
12. T. R. Halfhill, "ARM's 64-Bit Makeover," The Linley Group Newsletters, December 2012.
13. J. L. Henning, "SPEC CPU2006 benchmark descriptions," SIGARCH Comput. Archit. News, vol. 34, no. 4, Sep. 2006.
14. I.-J. Huang and A. M. Despain, "Synthesis of Application Specific Instruction Sets," Trans. Comp.-Aided Des. Integ. Cir. Sys., vol. 14, no. 6, Nov. 1995.
15. Power ISA, Version 2.07 ed., IBM, 2013.
16. IA-32 Intel Architecture Software Developer's Manual, Volume 2: Instruction Set Reference ed., Intel Corporation.
17. Intel Corporation, "Intel AVX: NewFrontiers in Performance Improvements and Energy Efficiency," 2008, white paper.
18. Intel Corporation, "Haswell New Instruction Descriptions Now Available," http://software.intel.com/en-us/blogs/2011/06/13/haswell-new-instruction-descriptions-now-available, 2012, accessed May 2014.
19. M. Jain, M. Balakrishnan, and A. Kumar, "ASIP Design Methodologies: Survey and Issues," in VLSI Design, 2001. Fourteenth International Conference on, 2001.
20. L. Jówiak, N. Nedjah, and M. Figueroa, "Modern Development Methods and Tools for Embedded Reconfigurable Systems: A Survey," Integr. VLSI J., vol. 43, no. 1, Jan. 2010.
21. D. Kanter, "Intel's Haswell CPU Microarchitecture," Real World Technologies, November 2012, http://www.realworldtech.com/haswell-cpu/2/, accessed May 2014.
22. G. S. Kc, A. D. Keromytis, and V. Prevelakis, "Countering Code-Injection Attacks With Instruction-Set Randomization," in CCS '03, 2003.
23. A. Kilmovitski, "Using SSE and SSE2: Misconceptions and Reality," Intel Developer Update Magazine, 2001.
24. K. P. Lawton, "Bochs: A Portable PC Emulator for Unix/X," Linux J., vol. 1996, no. 29es, Sep. 1996.
25. T. P. Morgan, "AMD to Double up Cores With Jaguars And Maybe Finally a Cat Server Variant," http://www.theregister.co.uk/2012/08/29/amd_jaguar_core_design/, 2012, accesses May 2014.
26. T. P. Morgan, "Intel Plugs Both Your Sockets With 'Jaketown' Xeon E5-2600s," http://www.theregister.co.uk/2012/03/06/intel_xeon_2600_server_chip_launch/, 2012, accessed May 2014.
27. J. Shen, Modern Processor Design: Fundamentals of Superscalar Processors, ser. McGraw-Hill Series in Electrical and Computer Engineering. McGraw-Hill Companies, Incorporated, 2004.
28. A. Shrivastava et al., "Compilation Framework for Code Size Reduction Using Reduced Bit-Width ISAs (rISAs)," ACM Trans. Des. Autom. Electron. Syst., vol. 11, no. 1, Jan. 2006.
29. J. E. Stine et al., "FreePDK: An Open-Source Variation-Aware Design Kit," in Proceedings of the 2007 IEEE International Conference on Microelectronic Systems Education, 2007.
30. A. Venkat and D. M. Tullsen, "Harnessing ISA Diversity: Design of a heterogeneous-ISA Chip Multiprocessor," in Proceeding of the 41st Annual International Symposium on Computer Architecuture, ser. ISCA '14. Piscataway, NJ, USA: IEEE Press, 2014, pp. 121--132. Available: http://dl.acm.org/citation.cfm?id=2665671.2665692
31. V. Weaver and S. McKee, "Code density concerns for new architectures," in Computer Design, 2009. ICCD 2009. IEEE International Conference on, Oct 2009.

Index Terms

• Computer systems organization

  • Architectures

    • Parallel architectures

      • Very long instruction word

    • Serial architectures

      • Complex instruction set computing

      • Reduced instruction set computing

• Hardware

  • Electronic design automation

    • Physical design (EDA)

  • Hardware validation