research-article

Parallelizing Industrial Hard Real-Time Applications for the parMERASA Multicore

ACM Transactions on Embedded Computing Systems (TECS), Volume 15, Issue 3

Article No.: 53, Pages 1 - 27

https://doi.org/10.1145/2910589

Published: 23 May 2016 Publication History

Abstract

The EC project parMERASA (Multicore Execution of Parallelized Hard Real-Time Applications Supporting Analyzability) investigated timing-analyzable parallel hard real-time applications running on a predictable multicore processor. A pattern-supported parallelization approach was developed to ease sequential to parallel program transformation based on parallel design patterns that are timing analyzable. The parallelization approach was applied to parallelize the following industrial hard real-time programs: 3D path planning and stereo navigation algorithms (Honeywell International s.r.o.), control algorithm for a dynamic compaction machine (BAUER Maschinen GmbH), and a diesel engine management system (DENSO AUTOMOTIVE Deutschland GmbH). This article focuses on the parallelization approach, experiences during parallelization with the applications, and quantitative results reached by simulation, by static WCET analysis with the OTAWA tool, and by measurement-based WCET analysis with the RapiTime tool.

References

[1]

ARINC Inc. 2012. ARINC Specification 653: Avionics Application Software Standard Interface, Part 1 and 4, Subset Services.

[2]

AUTOSAR. 2014. Retrieved April 13, 2016 from http://www.autosar.org/.

[3]

Clément Ballabriga, Hugues Cassé, Christine Rochange, and Pascal Sainrat. 2011. OTAWA: An open toolbox for adaptive WCET analysis. In Software Technologies for Embedded and Ubiquitous Systems, SangLyul Min, Robert Pettit, Peter Puschner, and Theo Ungerer (Eds.). Lecture Notes in Computer Science, Vol. 6399. Springer, Berlin, 35--46.

[4]

Tobias Bjerregaard and Jens Sparso. 2005. A scheduling discipline for latency and bandwidth guarantees in asynchronous network-on-chip. In Symposium on Asynchronous Circuits and Systems (ASYNC’05). 34--43.

Digital Library

[5]

Christian Bradatsch and Florian Kluge. 2013. parMERASA Multi-Core RTOS Kernel. Technical Report no. 2013-02. University of Augsburg, Augsburg, Germany.

[6]

Christian Bradatsch, Florian Kluge, and Theo Ungerer. 2013. A cross-domain system architecture for embedded hard real-time many-core systems. In 11th IEEE/IFIP International Conference on Embedded and Ubiquitous Computing (EUC’13). IEEE.

[7]

Francisco J. Cazorla, Eduardo Quiñones, Tullio Vardanega, Liliana Cucu, Benoit Triquet, Guillem Bernat, Emery Berger, Jaume Abella, Franck Wartel, Michael Houston, Luca Santinelli, Leonidas Kosmidis, Code Lo, and Dorin Maxim. 2013. PROARTIS: Probabilistically analyzable real-time systems. ACM Transactions on Embedded Computing Systems 12, 2s, Article 94, 26 pages.

Digital Library

[8]

Bernard Cole. 2015. Effective code coverage comes to multicore software. EETimes. Retrieved April 13, 2016 from http://www.eetimes.com/document.asp?doc_id=1326496.

[9]

Antoine Colin and Isabelle Puaut. 2001. A modular and retargetable framework for tree-based WCET analysis. In 13th Euromicro Conference on Real-Time Systems. IEEE, 37--44.

Digital Library

[10]

Benoît Dupont de Dinechin, Pierre Guironnet de Massas, Guillaume Lager, Clément Léger, Benjamin Orgogozo, Jérôme Reybert, and Thierry Strudel. 2013. A distributed run-time environment for the Kalray MPPA-256 integrated manycore processor. Procedia Computer Science 18, Complete, 1654--1663.

[11]

Heiko Falk and Paul Lokuciejewski. 2010. A compiler framework for the reduction of worst-case execution times. Real-Time Systems 46, 2, 251--300.

Digital Library

[12]

I. Foster. 1995. Designing and Building Parallel Programs: Concepts and Tools for Parallel Software Engineering. Addison-Wesley Longman Publishing Co., Inc., Boston, MA.

Digital Library

[13]

Antoine Fraboulet, Tanguy Risset, and Antoine Scherrer. 2004. Cycle accurate simulation model generation for soc prototyping. In Computer Systems: Architectures, Modeling, and Simulation. Springer, 453--462.

[14]

Mike Gerdes, Ralf Jahr, and Theo Ungerer. 2013. parMERASA Pattern Catalogue: Timing Predictable Parallel Design Patterns. Technical Report no. 2013-11. University of Augsburg, Augsburg, Germany.

[15]

Mike Gerdes, Florian Kluge, Theo Ungerer, Christine Rochange, and Pascal Sainrat. 2012. Time analysable synchronisation techniques for parallelised hard real-time applications. In Design, Automation & Test in Europe Conference & Exhibition (DATE’& Exhibition (DATE’’12). 671--676.

Digital Library

[16]

Mike Gerdes, Julian Wolf, Irakli Guliashvili, Theo Ungerer, Michael Houston, Guillem Bernat, Stefan Schnitzler, and Hans Regler. 2011. Large drilling machine control code-parallelisation and WCET speedup. In IEEE International Symposium on Industrial Embedded Systems (SIES’11). IEEE, 91--94.

[17]

Kees Goossens and Andreas Hansson. 2010. The aethereal network on chip after ten years: Goals, evolution, lessons, and future. In Design Automation Conference (DAC’10). 306--311.

Digital Library

[18]

Reinhold Heckmann and Christian Ferdinand. 2004. Worst-case execution time prediction by static program analysis. In 18th International Parallel and Distributed Processing Symposium (IPDPS’04). IEEE Computer Society. 26--30.

[19]

Infineon Technologies AG 2008. TriCore 1 Architecture Volume 1: Instruction Set V1.3 & V1.3.1. Infineon Technologies AG.

[20]

ISO. 2011. Road Vehicles -- Functional Safety -- Part 6: Product Development at the Software Level, Ref. Num. ISO 26262-6:2011(E).

[21]

Ralf Jahr, Martin Frieb, Mike Gerdes, and Theo Ungerer. 2014. Model-based parallelization and optimization of an industrial control code. In Tagungsband des Dagstuhl-Workshops MBEES: Modellbasierte Entwicklung eingebetteter Systeme X. 63--72.

[22]

Ralf Jahr, Mike Gerdes, and Theo Ungerer. 2013a. On efficient and effective model-based parallelization of hard real-time applications. In Dagstuhl-Workshop MBEES: Modellbasierte Entwicklung eingebetteter Systeme IX. 50--59.

[23]

Ralf Jahr, Mike Gerdes, and Theo Ungerer. 2013b. A pattern-supported parallelization approach. In Proceedings of the 2013 International Workshop on Programming Models and Applications for Multicores and Manycores (PMAM’13). 53--62.

Digital Library

[24]

Ralf Jahr, Mike Gerdes, Theo Ungerer, Haluk Ozaktas, Christine Rochange, and Pavel G. Zaykov. 2014a. Effects of structured parallelism by parallel design patterns on embedded hard real-time systems. In IEEE 20th International Conference on Embedded and Real-Time Computing Systems and Applications (RTCSA’14). 1--10.

[25]

Ralf Jahr, Alexander Stegmeier, Rolf Kiefhaber, Martin Frieb, and Theo Ungerer. 2014b. User Manual for the Optimization and WCET Analysis of Software with Timing Analyzable Algorithmic Skeletons. Technical Report no. 2014-05. University of Augsburg, Augsburg, Germany.

[26]

Ben Lickly, Isaac Liu, Sungjun Kim, Hiren D. Patel, Stephen A. Edwards, and Edward A. Lee. 2008. Predictable programming on a precision timed architecture. In Conference on Compilers, Architectures and Synthesis for Embedded Systems (CASES’08). 137--146.

Digital Library

[27]

Isaac Liu, Jan Reineke, David Broman, Michael Zimmer, and Edward A. Lee. 2012. PRET microarchitecture implementation with repeatable timing and competitive performance. In International Conference on Computer Design (ICCD’12).

Digital Library

[28]

Robert G. Lukas. 1995. Dynamic compaction. Geotechnical Engineering Circular No. 1, FHWA-SA-95-037, 1--97. http://isddc.dot.gov/OLPFiles/FHWA/009754.pdf.

[29]

Timothy Mattson, Beverly Sanders, and Berna Massingill. 2004. Patterns for Parallel Programming (1st ed.). Addison-Wesley Professional, Indianapolis, IN.

Digital Library

[30]

Timothy G. Mattson, Michael Riepen, Thomas Lehnig, Paul Brett, Werner Haas, Patrick Kennedy, Jason Howard, Sriram Vangal, Nitin Borkar, Greg Ruhl, and Saurabh Dighe. 2010. The 48-core SCC processor: The programmer’s view. In International Conference for High Performance Computing, Networking, Storage and Analysis (SC’10). 1--11.

Digital Library

[31]

Ivan Miro-Panades, Fabien Clermidy, Pascal Vivet, and Alain Greiner. 2008. Physical implementation of the DSPIN network-on-chip in the FAUST architecture. In International Symposium on Networks on Chip (NOCS’08). 139--148.

Digital Library

[32]

Jörg Mische, Irakli Guliashvili, Sascha Uhrig, and Theo Ungerer. 2010. How to enhance a superscalar processor to provide hard real-time capable in-order SMT. In 23rd International Conference on Architecture of Computing Systems (ARCS’10). Hannover, Germany, 2--14.

Digital Library

[33]

Jörg Mische and Theo Ungerer. 2014. Guaranteed service independent of the task placement in NoCs with torus topology. In 22nd International Conference on Real-Time Networks and Systems (RTNS’14).

Digital Library

[34]

Haluk Ozaktas, Christine Rochange, and Pascal Sainrat. 2013. Automatic WCET analysis of real-time parallel applications. In OASIcs-OpenAccess Series in Informatics, Vol. 30. Schloss Dagstuhl -- Leibniz Center for Informatics.

[35]

Milos Panic, Sebastian Kehr, Eduardo Quiñones, Bert Böddeker, Jaume Abella, and Francisco J. Cazorla. 2014a. RunPar: An allocation algorithm for automotive applications exploiting runnable parallelism in multicores. In 12th International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS’14).

Digital Library

[36]

Milos Panic, Eduardo Quiñones, Pavel G. Zaykov, Carles Hernandez, Jaume Abella, and Francisco J. Cazorla. 2014b. Parallel many-core avionics systems. In ACM International Conference on Embedded Software (EMSOFT’14).

Digital Library

[37]

Marco Paolieri, Eduardo Quiñones, and Francisco J. Cazorla. 2013. Timing effects of DDR memory systems in hard real-time multicore architectures: Issues and solutions. ACM Transactions on Embedded Computing Systems (TECS’13) 12, 1s, 64.

Digital Library

[38]

Christof Pitter and Martin Schoeberl. 2010. A real-time Java chip-multiprocessor. ACM Transactions on Embedded Computing Systems 10, 1.

Digital Library

[39]

Arthur Pyka, Mathias Rohde, and Sascha Uhrig. 2013. A real-time capable first-level cache for multi-cores. In 3rd Workshop on High Performance and Real-Time Embedded Systems (HiRES’13).

[40]

Arthur Pyka, Mathias Rohde, and Sascha Uhrig. 2014a. Extended performance analysis of the time predictable on-demand coherent data cache for multi- and many-core systems. In International Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation (SAMOS’14). 107--114.

[41]

Arthur Pyka, Mathias Rohde, and Sascha Uhrig. 2014b. A real-time capable coherent data cache for multicores. Concurrency and Computation: Practice and Experience 26, 6, 1342--1354.

Digital Library

[42]

Arthur Pyka, Lilian Tadros, Sascha Uhrig, Hugues Cassé, Haluk Ozaktas, and Christine Rochange. 2015. WCET analysis of parallel benchmarks using on-demand coherent cache. In 3rd Workshop on High-Performance and Real-Time Embedded Systems (HIRES’15).

[43]

Christine Rochange, Armelle Bonenfant, Pascal Sainrat, Mike Gerdes, Julian Wolf, Theo Ungerer, Zlatko Petrov, and Frantisek Mikulu. 2010. WCET analysis of a parallel 3D multigrid solver executed on the MERASA multi-core. In Workshop on Worst-Case Execution Time Analysis (WCET’10). 90--100.

[44]

Martin Schoeberl. 2008. A Java processor architecture for embedded real-time systems. Journal of Systems Architecture 54, 1, 265--286.

Digital Library

[45]

Martin Schoeberl, Sahar Abbaspour, Benny Akesson, Neil Audsley, Raffaele Capasso, Jamie Garside, Kees Goossens, Sven Goossens, Scott Hansen, Reinhold Heckmann, Stefan Hepp, Benedikt Huber, Alexander Jordan, Evangelia Kasapaki, Jens Knoop, Yonghui Li, Daniel Prokesch, Wolfgang Puffitsch, Peter Puschner, André Rocha, Cláudio Silva, Jens Spars, and Alessandro Tocchi. 2015. T-CREST: Time-predictable multi-core architecture for embedded systems. Journal of Systems Architecture.

Digital Library

[46]

Martin Schoeberl, Pascal Schleuniger, Wolfgang Puffitsch, Florian Brandner, Christian W. Probst, Sven Karlsson, and Tommy Thorn. 2011. Towards a time-predictable dual-issue microprocessor: The Patmos approach. In Workshop on Bringing Theory to Practice: Predictability and Performance in Embedded Systems (PPES’11).

[47]

Andreas Schranzhofer, Rodolfo Pellizzoni, Jian-Jia Chen, Lothar Thiele, and Marco Caccamo. 2010. Worst-case response time analysis of resource access models in multi-core systems. In 47th ACM/IEEE Design Automation Conference (DAC’10). 332--337.

Digital Library

[48]

Radu Stefan, Anca Molnos, and Kees Goossens. 2014. dAElite: A TDM NoC supporting QoS, multicast, and fast connection set-up. IEEE Transactions on Computers 63, 3, 583--594.

Digital Library

[49]

Alexander Stegmeier, Martin Frieb, Ralf Jahr, and Theo Ungerer. 2015. Algorithmic skeletons for parallelization of embedded real-time systems. In 3rd Workshop on High-Performance and Real-Time Embedded Systems (HiRES’15).

[50]

Lothar Thiele and Reinhard Wilhelm. 2004. Design for timing predictability. Real-Time Systems 28, 2--3, 157--177.

Digital Library

[51]

Theo Ungerer, Francisco J. Cazorla, Pascal Sainrat, Guillem Bernat, Zlatko Petrov, Christine Rochange, Eduardo Quiñones, Mike Gerdes, Marco Paolieri, Julian Wolf, Hugues Cassé, Sascha Uhrig, Irakli Guliashvili, Michael Houston, Florian Kluge, Stefan Metzlaff, and Jörg Mische. 2010. Merasa: Multicore execution of hard real-time applications supporting analyzability. IEEE Micro 30, 5, 66--75.

Digital Library

[52]

Theo Ungerer, Borut Robič, and Jurij Šilc. 2003. A survey of processors with explicit multithreading. ACM Computing Surveys 35, 1, 29--63.

Digital Library

[53]

Reinhard Wilhelm, Jakob Engblom, Andreas Ermedahl, Niklas Holsti, Stephan Thesing, David Whalley, Guillem Bernat, Christian Ferdinand, Reinhold Heckmann, Tulika Mitra, Frank Mueller, Isabelle Puaut, Peter Puschner, Jan Staschulat, and Per Stenström. 2008. The worst-case execution-time problem—overview of methods and survey of tools. ACM Transactions on Embedded Computing Systems 7, 3, Article 36, 53 pages.

Digital Library

[54]

Reinhard Wilhelm, Daniel Grund, Jan Reineke, Marc Schlickling, Markus Pister, and Christian Ferdinand. 2009. Memory hierarchies, pipelines, and buses for future architectures in time-critical embedded systems. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 28, 7, 966--978.

Digital Library

Cited By

Kirschner MDudzikk KBecker J(2024)Work-in-Progress: Real-Time Neural Network Inference on a Custom RISC-V Multicore Vector Processor2024 IEEE Real-Time Systems Symposium (RTSS)10.1109/RTSS62706.2024.00043(427-430)Online publication date: 10-Dec-2024
https://doi.org/10.1109/RTSS62706.2024.00043
Pujol RJorba JTabani HKosmidis LMezzetti EAbella JCazorla F(2023)Vector Extensions in COTS Processors to Increase Guaranteed Performance in Real-Time SystemsACM Transactions on Embedded Computing Systems10.1145/356105422:2(1-26)Online publication date: 24-Jan-2023
https://dl.acm.org/doi/10.1145/3561054
Pujol RHassan MTabani HAbella JCazorla FHong JLanperne MPark JCerny TShahriar H(2023)Tracking Coherence-Related Contention Delays in Real-Time Multicore SystemsProceedings of the 38th ACM/SIGAPP Symposium on Applied Computing10.1145/3555776.3577631(461-470)Online publication date: 27-Mar-2023
https://dl.acm.org/doi/10.1145/3555776.3577631
Show More Cited By

Index Terms

Parallelizing Industrial Hard Real-Time Applications for the parMERASA Multicore
1. Computer systems organization
2. Hardware
  1. Electronic design automation
    1. Timing analysis
      1. Static timing analysis

Recommendations

Hardware support for WCET analysis of hard real-time multicore systems
ISCA '09: Proceedings of the 36th annual international symposium on Computer architecture

The increasing demand for new functionalities in current and future hard real-time embedded systems like automotive, avionics and space industries is driving an increase in the performance required in embedded processors. Multicore processors represent ...
parMERASA -- Multi-core Execution of Parallelised Hard Real-Time Applications Supporting Analysability
DSD '13: Proceedings of the 2013 Euromicro Conference on Digital System Design

Engineers who design hard real-time embedded systems express a need for several times the performance available today while keeping safety as major criterion. A breakthrough in performance is expected by parallelizing hard real-time applications and ...
Hardware support for WCET analysis of hard real-time multicore systems

The increasing demand for new functionalities in current and future hard real-time embedded systems like automotive, avionics and space industries is driving an increase in the performance required in embedded processors. Multicore processors represent ...

Comments

Information & Contributors

Information

Published In

cover image ACM Transactions on Embedded Computing Systems

ACM Transactions on Embedded Computing Systems Volume 15, Issue 3

July 2016

520 pages

ISSN:1539-9087

EISSN:1558-3465

DOI:10.1145/2899033

Editor:
Sandeep K. Shukla
Indian Institute of Technology, India

Issue’s Table of Contents

Copyright © 2016 ACM.

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Publisher

Association for Computing Machinery

New York, NY, United States

Journal Family

ACM Journals for the Design of Smart and Connected Systems

Publication History

Published: 23 May 2016

Accepted: 01 January 2016

Revised: 01 January 2016

Received: 01 January 2015

Published in TECS Volume 15, Issue 3

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Author Tags

Qualifiers

Research-article
Research
Refereed

Funding Sources

European Union Seventh Framework Programme

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

15
Total Citations
View Citations
314
Total Downloads

Downloads (Last 12 months)12
Downloads (Last 6 weeks)1

Reflects downloads up to 02 Mar 2025

Other Metrics

View Author Metrics

Citations

Cited By

Kirschner MDudzikk KBecker J(2024)Work-in-Progress: Real-Time Neural Network Inference on a Custom RISC-V Multicore Vector Processor2024 IEEE Real-Time Systems Symposium (RTSS)10.1109/RTSS62706.2024.00043(427-430)Online publication date: 10-Dec-2024
https://doi.org/10.1109/RTSS62706.2024.00043
Pujol RJorba JTabani HKosmidis LMezzetti EAbella JCazorla F(2023)Vector Extensions in COTS Processors to Increase Guaranteed Performance in Real-Time SystemsACM Transactions on Embedded Computing Systems10.1145/356105422:2(1-26)Online publication date: 24-Jan-2023
https://dl.acm.org/doi/10.1145/3561054
Pujol RHassan MTabani HAbella JCazorla FHong JLanperne MPark JCerny TShahriar H(2023)Tracking Coherence-Related Contention Delays in Real-Time Multicore SystemsProceedings of the 38th ACM/SIGAPP Symposium on Applied Computing10.1145/3555776.3577631(461-470)Online publication date: 27-Mar-2023
https://dl.acm.org/doi/10.1145/3555776.3577631
Hapka RChristmann AErnst RKuzolap AHecker PRockschies MHalle MThielecke F(2023)Safe Usage of Multi-Cores in Neural Network Avionics Applications2023 IEEE/AIAA 42nd Digital Avionics Systems Conference (DASC)10.1109/DASC58513.2023.10311131(1-9)Online publication date: 1-Oct-2023
https://doi.org/10.1109/DASC58513.2023.10311131
Hapka RChristmann AErnst R(2022)Controlling High-Performance Platform Uncertainties with Timing Diversity2022 IEEE 28th International Conference on Embedded and Real-Time Computing Systems and Applications (RTCSA)10.1109/RTCSA55878.2022.00029(212-219)Online publication date: Aug-2022
https://doi.org/10.1109/RTCSA55878.2022.00029
Joshi ARamasubramanian N(2021)Performance improvement and analysis of snoopy cache coherence based multicore architecturesInternational Journal of System Assurance Engineering and Management10.1007/s13198-021-01177-w14:S3(848-864)Online publication date: 24-Jun-2021
https://doi.org/10.1007/s13198-021-01177-w
Cerrolaza JObermaisser RAbella JCazorla FGrüttner KAgirre IAhmadian HAllende I(2020)Multi-core Devices for Safety-critical SystemsACM Computing Surveys10.1145/339866553:4(1-38)Online publication date: 3-Aug-2020
https://dl.acm.org/doi/10.1145/3398665
Metzger PCole MFensch CAldinucci MBini E(2020)Enforcing Deadlines for Skeleton-based Parallel Programming2020 IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS)10.1109/RTAS48715.2020.000-7(188-199)Online publication date: Apr-2020
https://doi.org/10.1109/RTAS48715.2020.000-7
Bonci ALonghi SNabissi GScala G(2020)Execution Time of Optimal Controls in Hard Real Time, a Minimal Execution Time Solution for Nonlinear SDREIEEE Access10.1109/ACCESS.2020.30197768(158008-158025)Online publication date: 2020
https://doi.org/10.1109/ACCESS.2020.3019776
Hahn SReineke J(2020)Design and analysis of SIC: a provably timing-predictable pipelined processor coreReal-Time Systems10.1007/s11241-019-09341-z56:2(207-245)Online publication date: 1-Apr-2020
https://dl.acm.org/doi/10.1007/s11241-019-09341-z
Show More Cited By

View Options

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Full Access

Get this Article

View options

PDF

View or Download as a PDF file.

eReader

View online with eReader.

Figures

Tables

Media

Affiliations

Theo Ungerer

University of Augsburg, Augsburg, Germany

Christian Bradatsch

University of Augsburg, Augsburg, Germany

Martin Frieb

University of Augsburg, Augsburg, Germany

Florian Kluge

University of Augsburg, Augsburg, Germany

Jörg Mische

University of Augsburg, Augsburg, Germany

Alexander Stegmeier

University of Augsburg, Augsburg, Germany

Ralf Jahr

University of Augsburg, Augsburg, Germany

Mike Gerdes

University of Augsburg

Pavel Zaykov

Honeywell International s.r.o., Brno, Czech Republic

Lucie Matusova

Honeywell International s.r.o., Brno, Czech Republic

Zai Jian Jia Li

Honeywell International s.r.o., Brno, Czech Republic

Zlatko Petrov

Honeywell EOOD, Sofia, Bulgaria

Bert Böddeker

DENSO AUTOMOTIVE Deutschland GmbH, Eching, Germany

Sebastian Kehr

DENSO AUTOMOTIVE Deutschland GmbH, Eching, Germany

Hans Regler

BAUER Maschinen GmbH, Schrobenhausen, Germany

Andreas Hugl

BAUER Maschinen GmbH, Schrobenhausen, Germany

Christine Rochange

Université Paul Sabatier, Toulouse, France

Haluk Ozaktas

Université Paul Sabatier, Toulouse, France

Hugues Cassé

Université Paul Sabatier, Toulouse, France

Armelle Bonenfant

Université Paul Sabatier, Toulouse, France

Pascal Sainrat

Université Paul Sabatier, Toulouse, France

Nick Lay

Rapita Systems Ltd, York, UK

David George

Rapita Systems Ltd, York, UK

Ian Broster

Rapita Systems Ltd, York, UK

Eduardo Quiñones

Barcelona Supercomputing Center, Barcelona, Spain

Milos Panic

Barcelona Supercomputing Center, Barcelona, Spain

Jaume Abella

Barcelona Supercomputing Center, Barcelona, Spain

Carles Hernandez

Barcelona Supercomputing Center, Barcelona, Spain

Francisco Cazorla

Barcelona Supercomputing Center, Barcelona, Spain

Sascha Uhrig

Technical University of Dortmund, Dortmund, Germany

Mathias Rohde

Technical University of Dortmund, Dortmund, Germany

Arthur Pyka

Technical University of Dortmund, Dortmund, Germany

View Issue’s Table of Contents