research-article

P³ARSEC: towards parallel patterns benchmarking

Authors:

Marco Danelutto,

Tiziano De Matteis,

Daniele De Sensi,

Gabriele Mencagli,

Massimo TorquatiAuthors Info & Claims

SAC '17: Proceedings of the Symposium on Applied Computing

Pages 1582 - 1589

https://doi.org/10.1145/3019612.3019745

Published: 03 April 2017 Publication History

Abstract

High-level parallel programming is a de-facto standard approach to develop parallel software with reduced time to development. High-level abstractions are provided by existing frameworks as pragma-based annotations in the source code, or through pre-built parallel patterns that recur frequently in parallel algorithms, and that can be easily instantiated by the programmer to add a structure to the development of parallel software. In this paper we focus on this second approach and we propose P³ARSEC, a benchmark suite for parallel pattern-based frameworks consisting of a representative subset of PARSEC applications. We analyse the programmability advantages and the potential performance penalty of using such high-level methodology with respect to hand-made parallelisations using low-level mechanisms. The results are obtained on the new Intel Knights Landing multicore, and show a significantly reduced code complexity with comparable performance.

References

[1]

B. Chapman, G. Jost, and R. v. d. Pas, Using OpenMP: Portable Shared Memory Parallel Programming. The MIT Press, 2007.

Digital Library

[2]

A. Duran, E. Ayguadé, R. M. Badia, J. Labarta, L. Martinell, X. Martorell, and J. Planas, "Ompss: a proposal for programming heterogeneous multi-core architectures," Parallel Processing Letters, vol. 21, pp. 173--193, 2011.

[3]

T. Mattson, B. Sanders, and B. Massingill, Patterns for parallel programming. Addison-Wesley Professional, 2004.

Digital Library

[4]

M. McCool, J. Reinders, and A. Robison, Structured Parallel Programming, 1st ed. San Francisco, CA, USA: Morgan Kaufmann Publishers Inc., 2012.

Digital Library

[5]

M. Danelutto and M. Torquati, "Structured parallel programming with "core" fastflow," in Central European Functional Programming School, ser. LNCS. Springer, 2015, vol. 8606, pp. 29--75.

[6]

J. Enmyren and C. W. Kessler, "SkePU: A multi-backend skeleton programming library for multi-gpu systems," in Proceedings of the Fourth International Workshop on High-level Parallel Programming and Applications, ser. HLPP '10. New York, NY, USA: ACM, 2010, pp. 5--14.

Digital Library

[7]

S. Ernsting and H. Kuchen, "Algorithmic skeletons for multi-core, multi-gpu systems and clusters," Int. J. High Perform. Comput. Netw., vol. 7, no. 2, pp. 129--138, Apr. 2012.

Digital Library

[8]

C. Campbell and A. Miller, A Parallel Programming with Microsoft Visual C++: Design Patterns for Decomposition and Coordination on Multicore Architectures, 1st ed. Microsoft Press, 2011.

Digital Library

[9]

K. J. Brown, A. K. Sujeeth, H. J. Lee, T. Rompf, H. Chafi, M. Odersky, and K. Olukotun, "A heterogeneous parallel framework for domain-specific languages," in 2011 Inter. Conf. on Parallel Architectures and Compilation Techniques, ser. PACT '11. IEEE, 2011, pp. 89--100.

Digital Library

[10]

T. Sujeeth, Arvind K. and Rompf, K. J. Brown, H. Lee, H. Chafi, V. Popic, M. Wu, A. Prokopec, V. Jovanovic, M. Odersky, and K. Olukotun, Composition and Reuse with Compiled Domain-Specific Languages. Berlin, Heidelberg: Springer Berlin Heidelberg, 2013, pp. 52--78.

Digital Library

[11]

M. Danelutto, J. D. Garcia, L. M. Sanchez, R. Sotomayor, and M. Torquati, "Introducing parallelism by using repara c++11 attributes," in 24th Euromicro Inter. Conf on Parallel, Distributed, and Network-Based Processing (PDP), Feb 2016, pp. 354--358.

[12]

M. Danelutto, T. D. Matteis, G. Mencagli, and M. Torquati, "Parallelizing high-frequency trading applications by using c++11 attributes," in 2015 IEEE Trustcom/BigDataSE/ISPA, vol. 3, Aug 2015, pp. 140--147.

Digital Library

[13]

M. Danelutto, T. De Matteis, G. Mencagli, and M. Torquati, "Data stream processing via code annotations," The Journal of Supercomputing, pp. 1--15, 2016. {Online}. Available

Digital Library

[14]

D. Chasapis, M. Casas, M. Moretó, R. Vidal, E. Ayguadé, J. Labarta, and M. Valero, "PARSECSs: Evaluating the impact of task parallelism in the parsec benchmark suite," ACM Trans. Archit. Code Optim., vol. 12, no. 4, pp. 41:1--41:22, Dec. 2015.

Digital Library

[15]

C. Bienia, S. Kumar, J. P. Singh, and K. Li, "The parsec benchmark suite: Characterization and architectural implications," in 17th Inter. Conf. on Parallel Architectures and Compilation Techniques, ser. PACT '08. ACM, 2008, pp. 72--81.

Digital Library

[16]

M. Aldinucci and M. Danelutto, "Stream parallel skeleton optimization," in Proc. of PDCS: Intl. Conf. on Parallel and Distributed Computing and Systems, IASTED. ACTA press, Nov. 1999, pp. 955--962.

[17]

A. Sodani, R. Gramunt, J. Corbal, H. S. Kim, K. Vinod, S. Chinthamani, S. Hutsell, R. Agarwal, and Y. C. Liu, "Knights landing: Second-generation intel xeon phi product," IEEE Micro, vol. 36, no. 2, pp. 34--46, Mar 2016.

Digital Library

Cited By

Schildermans SShan JAerts KJackrel JDing X(2021)Virtualization Overhead of Multithreading in X86 State-of-the-Art & Remaining ChallengesIEEE Transactions on Parallel and Distributed Systems10.1109/TPDS.2021.306470932:10(2557-2570)Online publication date: 1-Oct-2021
https://doi.org/10.1109/TPDS.2021.3064709
Utrera GGil MMartorell X(2020)A Methodology Approach to Compare Performance of Parallel Programming Models for Shared-Memory ArchitecturesNumerical Computations: Theory and Algorithms10.1007/978-3-030-39081-5_28(318-325)Online publication date: 14-Feb-2020
https://doi.org/10.1007/978-3-030-39081-5_28
Griebler DHoffmann RDanelutto MFernandes L(2019)High-Level and Productive Stream Parallelism for Dedup, Ferret, and Bzip2International Journal of Parallel Programming10.1007/s10766-018-0558-x47:2(253-271)Online publication date: 1-Apr-2019
https://dl.acm.org/doi/10.1007/s10766-018-0558-x
Show More Cited By

Index Terms

P³ARSEC: towards parallel patterns benchmarking
1. Computing methodologies
  1. Parallel computing methodologies
2. Software and its engineering
  1. Software creation and management
    1. Software development process management
      1. Software development methods
        Design patterns
    2. Software development techniques
  2. Software notations and tools
    1. General programming languages
      1. Language types
        Parallel programming languages

Recommendations

Bringing Parallel Patterns Out of the Corner: The P³ ARSEC Benchmark Suite

High-level parallel programming is an active research topic aimed at promoting parallel programming methodologies that provide the programmer with high-level abstractions to develop complex parallel software with reduced time to solution. Pattern-based ...
The correlation between parallel patterns and multi-core benchmarks
IWMSE '10: Proceedings of the 3rd International Workshop on Multicore Software Engineering

Parallel Patterns can be thought of as standard solutions used to evaluate parallelism used in software. Multi-core benchmarks can be thought of as standard codes used for evaluating parallelism in hardware. In this document, we discuss the relationship ...
MINIME: Pattern-Aware Multicore Benchmark Synthesizer
We present a novel automated multicore benchmark synthesis framework with characterization and generation components. Our framework uses parallel patterns in capturing important characteristics of multi-threaded applications and generates synthetic ...

Comments

Information & Contributors

Information

Published In

cover image ACM Conferences

SAC '17: Proceedings of the Symposium on Applied Computing

April 2017

2004 pages

ISBN:9781450344869

DOI:10.1145/3019612

Conference Chair:
Sung Y. Shin
South Dakota State University
,
Program Chairs:
Dongwan Shin
New Mexico Tech
,
Maria Lencastre
University of Pernambuco, Brazil

Copyright © 2017 ACM.

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Sponsors

SIGAPP: ACM Special Interest Group on Applied Computing

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 03 April 2017

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Author Tags

Qualifiers

Research-article

Conference

SAC 2017

Sponsor:

SIGAPP

SAC 2017: Symposium on Applied Computing

April 3 - 7, 2017

Marrakech, Morocco

Acceptance Rates

Overall Acceptance Rate 1,650 of 6,669 submissions, 25%

Upcoming Conference

SAC '25

Sponsor:
sigapp

The 40th ACM/SIGAPP Symposium on Applied Computing

March 31 - April 4, 2025

Catania , Italy

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

8
Total Citations
View Citations
170
Total Downloads

Downloads (Last 12 months)7
Downloads (Last 6 weeks)1

Reflects downloads up to 05 Mar 2025

Other Metrics

View Author Metrics

Citations

Cited By

Schildermans SShan JAerts KJackrel JDing X(2021)Virtualization Overhead of Multithreading in X86 State-of-the-Art & Remaining ChallengesIEEE Transactions on Parallel and Distributed Systems10.1109/TPDS.2021.306470932:10(2557-2570)Online publication date: 1-Oct-2021
https://doi.org/10.1109/TPDS.2021.3064709
Utrera GGil MMartorell X(2020)A Methodology Approach to Compare Performance of Parallel Programming Models for Shared-Memory ArchitecturesNumerical Computations: Theory and Algorithms10.1007/978-3-030-39081-5_28(318-325)Online publication date: 14-Feb-2020
https://doi.org/10.1007/978-3-030-39081-5_28
Griebler DHoffmann RDanelutto MFernandes L(2019)High-Level and Productive Stream Parallelism for Dedup, Ferret, and Bzip2International Journal of Parallel Programming10.1007/s10766-018-0558-x47:2(253-271)Online publication date: 1-Apr-2019
https://dl.acm.org/doi/10.1007/s10766-018-0558-x
Marques Garcia ASchepke CGirardi A(2019)PAMPAR: A new parallel benchmark for performance and energy consumption evaluationConcurrency and Computation: Practice and Experience10.1002/cpe.550432:20Online publication date: 3-Oct-2019
https://doi.org/10.1002/cpe.5504
Danelutto MKilpatrick PMencagli GTorquati M(2018)State access patterns in stream parallel computationsInternational Journal of High Performance Computing Applications10.1177/109434201769413432:6(807-818)Online publication date: 1-Nov-2018
https://dl.acm.org/doi/10.1177/1094342017694134
Griebler DLoff JMencagli GDanelutto MFernandes L(2018)Efficient NAS Benchmark Kernels with C++ Parallel Programming2018 26th Euromicro International Conference on Parallel, Distributed and Network-based Processing (PDP)10.1109/PDP2018.2018.00120(733-740)Online publication date: Mar-2018
https://doi.org/10.1109/PDP2018.2018.00120
De Sensi DDe Matteis TTorquati MMencagli GDanelutto M(2017)Bringing Parallel Patterns Out of the CornerACM Transactions on Architecture and Code Optimization10.1145/313271014:4(1-26)Online publication date: 24-Oct-2017
https://dl.acm.org/doi/10.1145/3132710
Ouermi TKnoll AKirby RBerzins M(2017)Optimization Strategies for WRF Single-Moment 6-Class Microphysics Scheme (WSM6) on Intel Microarchitectures2017 Fifth International Symposium on Computing and Networking (CANDAR)10.1109/CANDAR.2017.58(146-152)Online publication date: Nov-2017
https://doi.org/10.1109/CANDAR.2017.58

View Options

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Full Access

Get this Publication

View options

PDF

View or Download as a PDF file.

eReader

View online with eReader.

Figures

Tables

Media

View Table of Conten