skip to main content
research-article

A Study of Heterogeneous Computing Design Method based on Virtualization Technology

Published: 11 January 2017 Publication History

Abstract

One challenge for the heterogeneous computing with the FPGA is how to bridge the development gap between SW and HW designs. The high level synthesis (HLS) technique allows producing hardware with high level languages like C. Design tools based on the HLS like Xilinx SDSoC and SDAccel are developed to speedup SW/HW co-designs. However, the developers still require much circuit design skills to use these tools more efficiently. In this paper, we propose a heterogeneous computing platform based on the virtualization technology, namely hCODE.With the help of the virtualization, the HW and SW design can be totally separated. This brings multiple benefits like accelerating a program without modifying or recompiling it, enable high portability and scalability across different HW and operating system.

References

[1]
D. Evans, "How the Next Evolution of the Internet Is Changing Everything," Cisco Internet Business Solutions Group, Apr. 2011.
[2]
Xilinx, "The Xilinx SDAccel Development Environment - Bringing The Best Performance/Watt to the Data Center," 2014.
[3]
http://opencores.org
[4]
M. Jacobsen, D. Richmond, M. Hogains and R. Kastner, RIFFA 2.1: A reusable integration framework for FPGA accelerators, ACM Transactions on Reconfigurable Technology and Systems, Vol.8, No. 4, Article 22, Sept. 2015.
[5]
XILLYBUS Ltd., http://xillybus.com
[6]
A. Putnam, et al., A reconfigurable fabric for accelerating large-scale datacenter services, ACM/IEEE 41st International Symposium on Computer Architecture (ISCA), pp.13--24, June 2014.
[7]
Xilinx SDAccel, http://www.xilinx.com/products/designtools/software-zone/sdaccel.html
[8]
Altera SDK for OpenCL, http://dl.altera.com/opencl/
[9]
S. Byma, J. G. Steffan, H. Bannazadeh, A. Leon-Garcia, FPGAs in the Cloud: Booting Virtualized Hardware Accelerators with OpenStack, IEEE FCCM 2014, pp.109--116, May 2014.
[10]
https://cocoapods.org
[11]
R. Mueller, J. Teubner and G. Alonso, Sorting Networks on FPGAs, The International Journal on Very Large Data Bases, Vol. 21, Issue 1, pp 1--23, Feb. 2012.
[12]
D. Koch and J. Torresen, FPGASort: a high performance sorting architecture exploiting run-time reconfiguration on FPGAs for large problem sorting, Proceedings of the 19th ACM/SIGDA international symposium on Field programmable gate arrays(FPGA), pp. 45--54, Feb. 2011.

Cited By

View all
  • (2020)Autonomous Task Dropping Mechanism to Achieve Robustness in Heterogeneous Computing Systems2020 IEEE International Parallel and Distributed Processing Symposium Workshops (IPDPSW)10.1109/IPDPSW50202.2020.00013(17-26)Online publication date: May-2020
  • (2020)Efficient task pruning mechanism to improve robustness of heterogeneous computing systemsJournal of Parallel and Distributed Computing10.1016/j.jpdc.2020.03.018Online publication date: Apr-2020
  • (2019)Robust Dynamic Resource Allocation via Probabilistic Task Pruning in Heterogeneous Computing Systems2019 IEEE International Parallel and Distributed Processing Symposium (IPDPS)10.1109/IPDPS.2019.00047(375-384)Online publication date: May-2019
  • Show More Cited By

Recommendations

Comments

Information & Contributors

Information

Published In

cover image ACM SIGARCH Computer Architecture News
ACM SIGARCH Computer Architecture News  Volume 44, Issue 4
HEART '16
September 2016
96 pages
ISSN:0163-5964
DOI:10.1145/3039902
Issue’s Table of Contents

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 11 January 2017
Published in SIGARCH Volume 44, Issue 4

Check for updates

Qualifiers

  • Research-article

Contributors

Other Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

  • Downloads (Last 12 months)10
  • Downloads (Last 6 weeks)2
Reflects downloads up to 09 Mar 2025

Other Metrics

Citations

Cited By

View all
  • (2020)Autonomous Task Dropping Mechanism to Achieve Robustness in Heterogeneous Computing Systems2020 IEEE International Parallel and Distributed Processing Symposium Workshops (IPDPSW)10.1109/IPDPSW50202.2020.00013(17-26)Online publication date: May-2020
  • (2020)Efficient task pruning mechanism to improve robustness of heterogeneous computing systemsJournal of Parallel and Distributed Computing10.1016/j.jpdc.2020.03.018Online publication date: Apr-2020
  • (2019)Robust Dynamic Resource Allocation via Probabilistic Task Pruning in Heterogeneous Computing Systems2019 IEEE International Parallel and Distributed Processing Symposium (IPDPS)10.1109/IPDPS.2019.00047(375-384)Online publication date: May-2019
  • (2018)MOCP: An Offloading Protocol for Mobile Cloud and IoT virtualization2018 International Conference on Selected Topics in Mobile and Wireless Networking (MoWNeT)10.1109/MoWNet.2018.8428923(1-8)Online publication date: Jun-2018
  • (2017)Development of Conceptual Model for Virtualization of Bulk Materials Dispensing Technological ProcessProcedia Engineering10.1016/j.proeng.2017.10.548206(752-759)Online publication date: 2017

View Options

Login options

View options

PDF

View or Download as a PDF file.

PDF

eReader

View online with eReader.

eReader

Figures

Tables

Media

Share

Share

Share this Publication link

Share on social media