ABSTRACT
Monolithic 3D IC is a high integration density emerging technology in the age of both "More Moore" and "More-than-Moore". In this paper, we propose a novel method of generating mixed-size 3D placement based on transforming a 2D placement result. Experimental results indicate that, when compared with the input 2D placement, the 3D placer can reduce the wirelength by 57%, and provide a four-layer 3D chip footprint of about one quarter of the 2D counterpart. Moreover, our placer can preserve the layout information from the 2D placement input, which means that the 2D placement quality can be inherited in the 3D placement results. Compared with an analytical wirelength-driven placer, our placer achieves 34% benefit on 2D layout inheritance and 12% benefit on runtime with acceptable (4%) wirelength cost.
- K. Athikulwongse and et al. Stress-driven 3D-IC placement with TSV keep-out zone and regularity study. In ICCAD, pages 669--674, 2010. Google ScholarDigital Library
- K. Athikulwongse, M. Pathak, and S. K. Lim. Exploiting die-to-die thermal coupling in 3D IC placement. TVLSI, 22(10):741--746, 2012.Google Scholar
- P. Batude, M. Vinet, A. Pouydebasque, C. L. Royer, B. Previtali, C. Tabone, J. M. Hartmann, L. Sanchez, L. Baud, and V. Carron. Advances in 3D CMOS sequential integration. IEDM, pages 1--4, 2009.Google ScholarCross Ref
- S. Bobba and et al. CELONCEL: Effective design technique for 3-D monolithic integration targeting high performance integrated circuits. In ASPDAC, pages 336--343, 2011. Google ScholarDigital Library
- C.-C. Chang and J. Cong. An Efficient Approach to Multi-layer Layer Assignment with Application to Via Minimization. TCAD, 18(5):608--620, 1999. Google ScholarDigital Library
- J. Cong and G. Luo. A Multilevel Analytical Placement for 3D ICs. In ASPDAC, pages 361--366, 2009. Google ScholarDigital Library
- J. Cong, G. Luo, and Y. Shi. Thermal-aware cell and through-silicon-via co-placement for 3D ICs. In DAC, pages 670--675, 2011. Google ScholarDigital Library
- J. Cong, G. Luo, J. Wei, and Y. Zhang. Thermal-Aware 3D IC Placement Via Transformation. In ASPDAC, pages 884--886, 2007.Google Scholar
- T. H. Cormen, C. E. Leiserson, R. L. Rivest, and C. Stein. Introduction to Algorithms (Third Edition). The MIT Press, 2009. Google ScholarDigital Library
- J. L. et al. ePlace-3D: Electrostatics based Placement for 3D-ICs. In ISPD, 2016. Google ScholarDigital Library
- W. A. et al. "More-than-Moore" White Paper. In ITRS, Tech. Rep., 2010.Google Scholar
- B. Goplen and S. Sapatnekar. Placement of 3D ICs with Thermal and Interlayer Via Considerations. In DAC, pages 626--631, 2007. Google ScholarDigital Library
- S. Goto. An efficient algorithm for the two-dimensional placement problem in electrical circuit layout. IEEE Transactions on Circuits and Systems, 28(1):12--18, 1981.Google ScholarCross Ref
- M. K. Hsu, V. Balabanov, and Y. W. Chang. TSV-Aware Analytical Placement for 3-D IC Designs Based on a Novel Weighted-Average Wirelength Model. TCAD, 32(4):497--509, 2013. Google ScholarDigital Library
- S. M. Jung, H. Lim, K. H. Kwak, and K. Kim. A 500-MHz DDR High-Performance 72-Mb 3-D SRAM Fabricated With Laser-Induced Epitaxial c-Si Growth Technology for a Stand-Alone and Embedded Memory Application. IEEE Transactions on Electron Devices, 57(2):474--481, 2010.Google ScholarCross Ref
- D. H. Kim and et al. Study of Through-Silicon-Via Impact on the 3-D Stacked IC Layout. TVLSI, 21(5):862--874, 2009. Google ScholarDigital Library
- Y. J. Lee, D. Limbrick, and S. K. Lim. Power benefit study for ultra-high density transistor-level monolithic 3D ICs. In DAC, pages 1--10, 2013. Google ScholarDigital Library
- T. Lin, C. Chu, J. R. Shinnerl, I. Bustany, and I. Nedelchev. POLAR: Placement based on novel rough legalization and refinement. In ICCAD, pages 357--362. IEEE, 2013. Google ScholarDigital Library
- G. Luo, Y. Shi, and J. Cong. An Analytical Placement Framework for 3-D ICs and Its Extension on Thermal Awareness. TCAD, 32(4):510--523, 2013. Google ScholarDigital Library
- M. Pan, N. Viswanathan, and C. Chu. An efficient and effective detailed placement algorithm. In ICCAD, pages 48--55. IEEE Computer Society, 2005. Google ScholarDigital Library
- S. Panth, K. Samadi, Y. Du, and S. K. Lim. Placement-Driven Partitioning for Congestion Mitigation in Monolithic 3D IC Designs. TCAD, 34(4):540--553, 2015.Google Scholar
- S. Panth, K. Samadi, D. Yang, and S. K. Lim. Power-performance study of block-level monolithic 3D-ICs considering inter-tier performance variations. In DAC, pages 1--6, 2014. Google ScholarDigital Library
- N. Viswanathan, C. Alpert, C. Sze, Z. Li, and Y. Wei. Iccad-2012 cad contest in design hierarchy aware routability-driven placement and benchmark suite. In ICCAD, pages 345--348. IEEE, 2012. Google ScholarDigital Library
- N. Viswanathan, M. Pan, and C. Chu. Fastplace 2.0: An efficient analytical placer for mixed-mode designs. In ASPDAC, pages 221--223, 2006. Google ScholarDigital Library
Index Terms
- A Mixed-Size Monolithic 3D Placer with 2D Layout Inheritance
Recommendations
TSV-aware analytical placement for 3D IC designs
DAC '11: Proceedings of the 48th Design Automation ConferenceThrough-silicon vias (TSVs) are required for transmitting signals among different dies for the three-dimensional integrated circuit (3D IC) technology. The significant silicon areas occupied by TSVs bring critical challenges for 3D IC placement. Unlike ...
An analytical placer for mixed-size 3D placement
ISPD '10: Proceedings of the 19th international symposium on Physical designExisting 3D placement techniques are mainly used for standard-cell circuits, while mixed-size placement is needed to support high-level functional units and intellectual property (IP) blocks. In this paper we present an analytical 3D placement method ...
Routability-driven placement for hierarchical mixed-size circuit designs
DAC '13: Proceedings of the 50th Annual Design Automation ConferenceA wirelength-driven placer without considering routability could introduce irresolvable routing-congested placements. Therefore, it is desirable to develop an effective routability-driven placer for modern mixed-size designs employing hierarchical ...
Comments