ABSTRACT
In this paper, we propose an energy efficient in-memory computing platform based on novel 4-terminal spin Hall effect-driven domain wall motion devices that could be employed as both non-volatile memory cell and in-memory logic unit. The proposed designs lead to unity of memory and logic. The device to architecture level simulation results show that, with 45% area increase, the proposed in-memory computing platform achieves the write energy 15.6 ~ fJ/bit which is more than one order lower than that of standard 1-transistor 1-magnetic tunnel junction counterpart while keeping the identical 1ns writing speed. In addition, the proposed in-memory logic scheme improves the operating energy by 61.3% as compared with the conventional nonvolatile in-memory logic designs.
- D. Fan et al., "Hierarchical temporal memory based on spin-neurons and resistive memory for energy-efficient brain-inspired computing," 2015.Google Scholar
- P. Chi et al., "Prime: A novel processing-in-memory architecture for neural network computation in reram-based main memory," in Proceedings of ISCA, vol. 43, 2016. Google ScholarDigital Library
- D. P. Zhang et al., "A new perspective on processing-in-memory architecture design," in Proceedings of the ACM SIGPLAN Workshop. ACM, 2013, p. 7. Google ScholarDigital Library
- Y. Wang et al., "An energy-efficient nonvolatile in-memory computing architecture for extreme learning machine by domain-wall nanowire devices," IEEE TNANO, 2015.Google Scholar
- H.-S. P. Wong et al., "Phase change memory," Proc. IEEE,2010.Google Scholar
- Y. Kim et al., "Dsh-mram: differential spin hall mram for on-chip memories," IEEE Elec. Dev. Let., 2013.Google Scholar
- Y. Kim, S. K. Gupta, S. P. Park, G. Panagopoulos, and K. Roy, "Write-optimized reliable design of stt mram," in Proceedings of the 2012 ACM/IEEE international symposium on Low power electronics and design. ACM, 2012, pp. 3--8. Google ScholarDigital Library
- X. Fong et al., "Spin-transfer torque devices for logic and memory: Prospects and perspectives," IEEE TCAD, 2016.Google Scholar
- D. Fan et al., "Design and synthesis of ultra low energy spin-memristor threshold logic," IEEE TNANO, 2014. Google ScholarDigital Library
- A. Khvalkovskiy et al., "Matching domain-wall configuration and spin-orbit torques for efficient domain-wall motion," PRB,2013.Google Scholar
- P. Haazen et al., "Domain wall depinning governed by the spin hall effect," Nature materials, 2013.Google Scholar
- J. Torrejon et al., "Interface control of the magnetic chirality in cofeb/mgo heterostructures with heavy-metal under layers," Nature communications, 2014.Google Scholar
- C.-F. Pai et al., "Spin transfer torque devices utilizing the giant spin hall effect of tungsten," APL, 2012.Google Scholar
- X. Fong et al., "Knack: A hybrid spin-charge mixed-mode simulator for evaluating different genres of spin-transfer torque mram bit-cells," in IEEE SISPAD, 2011.Google Scholar
- K. Roy et al., "Exploring boolean and non-boolean computing with spin torque devices," in Proc. of ICCAD, 2013. Google ScholarDigital Library
- http://math.nist.gov/oommf/.Google Scholar
- K. Tsuchida et al., "A 64mb mram with clamped-reference and adequate-reference schemes, 2010 isscc, 2010, pp. 258--259."Google Scholar
- S. J. Noh et al., "Effects of notch shape on the magnetic domain wall motion in nanowires with in-plane or perpendicular magnetic anisotropy," JAP, 2012.Google Scholar
- S. Fukami et al., "20-nm magnetic domain wall motion memory with ultralow-power operation," in IEEE IEDM, 2013.Google Scholar
- http://www.eda.ncsu.edu/wiki/FreePDK45.Google Scholar
- X. Dong et al., "Nvsim: A circuit-level performance, energy, and area model for emerging non-volatile memory," in Emerging Memory Technologies. Springer, 2014.Google Scholar
- K. Huang and R. Zhao, "Magnetic domain-wall racetrack memory-based nonvolatile logic for low-power computing and fast run-time-reconfiguration."Google Scholar
- H.-P. Trinh et al., "Magnetic adder based on racetrack memory," IEEE TCASI, vol. 60, pp. 1469--1477, 2013.Google Scholar
- K. Huang et al., "Stt-mram based low power synchronous non-volatile logic with timing demultiplexing," in NANOARC.ACM, 2014. Google ScholarDigital Library
- Y. Zhang et al., "Giant spin hall effect (gshe) logic design for low power application," in Proc. of DATE, 2015. Google ScholarDigital Library
Index Terms
Energy Efficient In-Memory Computing Platform Based on 4-Terminal Spin Hall Effect-Driven Domain Wall Motion Devices
Recommendations
An Energy-Efficient Nonvolatile In-Memory Computing Architecture for Extreme Learning Machine by Domain-Wall Nanowire Devices
The data-oriented applications have introduced increased demands on memory capacity and bandwidth, which raises the need to rethink the architecture of the current computing platforms. The logic-in-memory architecture is highly promising as future logic-...
Designing Energy-Efficient Intermittently Powered Systems Using Spin-Hall-Effect-Based Nonvolatile SRAM
Intermittently powered systems represent a new class of batteryless devices that operate solely on energy harvested from their environment. Due to the unreliable nature of ambient energy sources, these devices experience frequent intervals of power loss,...
Cache Design with Domain Wall Memory
Domain wall memory (DWM) is a recently developed spin-based memory technology in which several bits of data are densely packed into the domains of a ferromagnetic wire. DWM has shown great promise in enabling non-volatile memory with very high density and ...
Comments