Ankur R. Hajare
- 1 Hajare, A. R. and P. M. Brown, "A Computer Systems Upgrade for the Shuttle Mission Training Facility", Proceedings of the AIAA Flight Simulation Technologies Conference, CP-8812, pp. 92-103, American Institute of Aeronautics and Astronautics, Washington, DC, 1988.Google Scholar
Cross Ref
- 2 Browne, J. C. et al, "Hierarchical Techniques for the Development of Realistic Models of Complex Computer Systems", Proceedings of the IEEE, Vol. 63, No. 6, pp. 966-975, June 1975.Google ScholarCross Ref
- 3 Huck, J. C. and M. J. Flynn, "Analyzing Computer Architectures", IEEE Computer Society Press, Washington, DC, 1989. Google ScholarDigital Library
- 4 Smith, C. U., "Performance Engineering of Software Systems", Addison-Wesley Publishing Company, Reading, Massachusetts, 1990. Google ScholarDigital Library
Index Terms
- Performance modelling of a multiprocessor bus architecture
Recommendations
SAMBA-bus: A high performance bus architecture for system-on-chips
A high performance communication architecture, SAMBA-bus, is proposed in this paper. In SAMBA-bus architecture, multiple compatible bus transactions can be performed simultaneously with only a single bus access grant from the bus arbiter. Experimental ...
A high performance bus communication architecture through bus splitting
ASP-DAC '04: Proceedings of the 2004 Asia and South Pacific Design Automation ConferenceA split shared-bus architecture with multiple simultaneous bus accesses is proposed. Compared to traditional bus architectures, the performance of proposed architecture is higher because of the ability to deliver multiple bus transactions in one bus ...
Performance of Multistage Bus Networks for a Distributed Shared Memory Multiprocessor
A Multistage Bus Network (MBN) is proposed in this paper to overcome some of the shortcomings of the conventional multistage interconnection networks (MINs), single bus, and hierarchical bus interconnection networks. The MBN consists of multiple stages ...
Comments