Érika F. Cota
Luigi Carro
- {1} L. Carro, M. Negreiros. "Efficient Analog Test Methodology Based on Adaptive Algorithms". Proc. ACM/IEEE Design Automation Conference, pp. 32-37, 1998. Google Scholar
Digital Library
- {2} E.F. Cota, M. Lubaszewski, E. Domenico. "A Frequency-domain Tool for Test and Diagnosis on Analog Circuits". Journal of the Brazilian Computer Society, Special Issue on Fault-tolerant Computing, vol. 4, n. 2, pp. 5-15, November 1997.Google Scholar
- {3} R. W. Liu (Editor). Testing and Diagnosis of Analog Circuits and Systems. Van Nostrand Reinhold, New York, 1991.Google Scholar
- {4} S. Mir, M. Lubaszewski, B. Courtois. "Fault-Based ATPG for Linear Analog Circuits with Minimal Size Multifrequency Test Sets". Journal of Electronic Testing: Theory and Applications, vol. 9, pp. 43-57, 1996.Google ScholarCross Ref
- {5} J. G. Proakis, D. G. Manolakis. Introduction to Digital Signal Processing. Macmillan Publishing Company, New York, 1988. Google ScholarDigital Library
- {6} M. Slamani, B. Kaminska. "Multifrequency Analysis of Faults in Analog Circuits". IEEE Design & Test of Computers, pp. 70-80, Summer 95. Google ScholarDigital Library
- {7} R. Spina, S. Upadhyaya. "Linear Circuit Fault Diagnosis Using Neuromorphic Analysers". IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, vol. 44, n. 3, pp. 188-196, March 1997.Google ScholarCross Ref
- {8} Z.R. Yang, M.Z. Zwolinski, C.D. Chalk. "Fault Detection and Classification in Analog Integrated Circuits using Robust Heteroscedastic Probabilistic Neural Networks". Proc. 4th International Mixed-Signal Testing Workshop, pp. 41-46, June 1998.Google Scholar
- {9} K. Ogata, Modern Control Engineering, Prentice Hall, 1970. Google ScholarDigital Library
- {10} B. Widrow, S.D. Stearns. Adaptive signal processing. Englewood Cliffs, N.J.: Prentice-Hall, 1985. Google ScholarDigital Library
- {11} G. Jahn, L. Carro. "Sensor and amplifier non linear characteristics compensation." Proc. Intl. Conference on Microelectronics and Packaging, pp. 275-282, August 1998.Google Scholar
- {12} N. Naveena A. Chatterjee, A. Balivada, J. A. Abraham. "Fault-based Automatic Test Generator for Linear Analog Circuits", Proc. IEEE International Conference on Computer-Aided Design, pp. 88-91, 1993. Google ScholarDigital Library
- {13} M. Lubaszewski, E. F. Cota, B. Courtois. "Microsystems testing: an Approach and Open Problems". Proc. Design, Automation and Test in Europe (DATE'98), February 1998. Google ScholarDigital Library
- {14} N. Naveena A. Chatterjee, A. Balivada, J. A. Abraham. "DRAFTS: Discretized Analog Circuit Fault Simulator", Proc. 30th ACM/IEEE design Automation Conference, pp. 509-514, 1993. Google ScholarDigital Library
Index Terms
- A method to diagnose faults in linear analog circuits using an adaptive tester
Recommendations
A novel test generation approach for parametric faults in linear analog circuits
VTS '96: Proceedings of the 14th IEEE VLSI Test SymposiumWhile analog test generation tools are still in their infancy, the corresponding tools in the digital domain have reached a fair degree of maturity and acceptance. Recognizing this fact, we propose a novel test generation method for linear analog ...
Testing "untestable" faults in three-state circuits
VTS '96: Proceedings of the 14th IEEE VLSI Test SymposiumHigh-performance, complex CMOS designs such as microprocessors continue to gain performance by the use of "non-conventional" circuits such as tri-state, ratio or precharged logic. Such circuits are also used in noncomplementary or DC-redundant ...
Fault Simulation Method for Crosstalk Faults in Clock-Delayed Domino CMOS Circuits
DELTA '02: Proceedings of the The First IEEE International Workshop on Electronic Design, Test and Applications (DELTA '02)In recent years, domino logic circuits have received much attention as high-speed circuits by taking place of static CMOS circuits. However, in case of standard domino logic, only non-inverting gates are allowed. Then, clock-delayed (CD) domino logic ...
Comments