Michele Favalli
- {1} D. A. Anderson and G. Metze. Design of Totally Self-Checking Circuits for m-out-of-n Codes. IEEE Trans. on Computers, C-22:263-269, Mar. 1973.Google Scholar
Digital Library
- {2} C. Bolchini, F. Salice, and D. Sciuto. Designing networks with error detectio properties through the fault error relation. In Symp. on Defect and Fault Tolerance in VLSI Systems, pages 290-297, 1997. Google ScholarDigital Library
- {3} C. Bolchini, F. Salice, and D. Sciuto. A novel methodology for designing TSC combinational networks based on the parity bit code. In Proc. of IEEE Eur. Design and Test Conf., pages 440-444, 1997. Google ScholarDigital Library
- {4} R. E. Bryant. Graph-based algorithms for boolean function manipulation. IEEE Trans. on Computers, C35: 677-691, 1986. Google ScholarDigital Library
- {5} P. Buch, A. Narayan, A. Newton, and A. Sangiovanni-Vincentelli. Logic synthesis for large pass transistor circuits. In Proc. of IEEE Int. Conf. On Computer Aided Design , pages 663-670, 1997. Google ScholarDigital Library
- {6} F. Busaba and P. Lala. Self-checking combinational circuit design for single and unidirectional multibit error. J. of Electronic Testing Theory and Applic., (5):19-28, 1994. Google ScholarDigital Library
- {7} B. R. C. Metra, M. Favalli. Signal coding technique and CMOS gates for strongly fault-secure combinational functional blocks. In IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems, pages 174-182, 1998. Google ScholarDigital Library
- {8} W. C. Carter and P. R. Schneider. Design of dynamically checked computers. In Proc. IFIP '68, Edinburgh, Scotland, pages 878-883, 1968.Google Scholar
- {9} K. De, C. Natarajan, D. Nair, and P. Banerjee. RSYN: asystem for automated synthesis of reliable multilevel circuits. IEEE Trans. on VLSI, 2(2):186-195, 1994.Google ScholarDigital Library
- {10} M. Diaz, P. Azema, and J. M. Ayache. Unified Design of Self-Checking and Fail-Safe Combinational Circuits and Sequential Machines. IEEE Trans. Comput., C-28:276-281, March 1979.Google ScholarDigital Library
- {11} F. Salice, M. Sami and D. Sciuto, Synthesis of multi-level self-checking logic. In Proc. of IEEE Int. Work. on Defect and Fault Tolerance in VLSI Systems, pages 115-123, 1994. Google ScholarDigital Library
- {12} M. Favalli, B. Riccò, and L. Penza. A novel DFT technique for critical bridging faults in CMOS and BiCMOS ICs. In IEEE European Design and Test Conference, pages 568- 572, 1995. Google ScholarDigital Library
- {13} N. K. Jha and S.-J. Wang. Design and Synthesis of Self-Checking VLSI Circuits. IEEE Trans. on CAD, 12:878- 887, June 1993.Google ScholarDigital Library
- {14} K. Konishi and et al. A logic synthesis system for the pass-transistor logic SPL. In SASIMI, pages 32-39, 1996.Google Scholar
- {15} R. Lisanke. Logic synthesis and optimization benchmarks user guide v. 2.0 - technical report. Microelectronics Center of North Carolina.Google Scholar
- {16} J.-C. Lo, J. C. Daly, and M. Nicolaidis. Design of Static CMOS Self-Checking Circuits using Built-In Current Sensing. In Proc. of Int. Symp. Fault-Tolerant Comput., pages 104-111, 1992.Google ScholarCross Ref
- {17} W. Maly. Realistic Fault Modeling for VLSI Testing. In Proc. of Design Automation Conf., pages 173-180, 1987. Google ScholarDigital Library
- {18} C. Metra, M. Favalli, P. Olivo, and B. Riccò. On-Line Detection of Bridging and Delay Faults in Functional Blocks of CMOS Self-Checking Circuits. IEEE Trans. on CAD, 16(7):770-776, July 1997. Google ScholarDigital Library
- {19} T. Nanya and M. Uchida. The Design of Strongly Fault-Secure and Strongly Code-Disjoint Combinational Circuits. In Proc. of Joint Fault-Tolerant Computing Symposium, pages 245-250, 1989.Google Scholar
- {20} M. Nicolaidis. Fail-safe interfaces for VLSI: theoretical foundations and implementation. IEEE Trans. on Computers , 47(1):62-77, 1998. Google ScholarDigital Library
- {21} V. Saposhnikov et al. Self-dual parity checking - a new method for on-line testing. In Proc. of IEEE VLSI Test Symp., pages 162-168, 1996. Google ScholarDigital Library
- {22} D. Siewiorek. Architecture of fault-tolerant computers: An historical perspective. Proc. of the IEEE, 79(12):1710- 1734, 1991.Google ScholarCross Ref
- {23} J. E. Smith and G. Metze. Strongly Fault Secure Logic Networks. IEEE Trans. on Computers, C-27:491-499, June 1978.Google Scholar
- {24} J. Sousa, F. Goncalves, and J. Teixeira. IC defect based testability analysis. In Proc. of IEEE Int. Test Conf., pages 500- 509, 1991. Google ScholarDigital Library
- {25} M. Tachibana. Heuristic algorithms for FBDD node minimization with application to pass-transistor-logic and DCVS synthesis. In SASIMI, pages 96-101, 1996.Google Scholar
- {26} N. A. Touba and E. J. McCluskey. Logic synthesis techniques for reduced area implementation of multilevel circuits with concurrent error detection. In Proc. of IEEE Int. Conf. On Computer Aided Design, pages 651-654, 1994. Google ScholarDigital Library
Index Terms
- On the design of self-checking functional units based on Shannon circuits
Recommendations
Integration of asynchronous and self-checking multiple-valued current-mode circuits based on dual-rail differential logic
PRDC '00: Proceedings of the 2000 Pacific Rim International Symposium on Dependable ComputingA new multiple-valued current-mode (MVCM) integrated circuit based on dual-rail differential logic, whose current-driving capability is high at a low supply voltage, is proposed to realize a totally self-checking circuit and an asynchronous-control ...
Design of Self-Checking Circuits Using DCVS Logic: A Case Study
A technique for designing self-checking circuits using differential cascode voltage switch (DCVS) logic is presented. This technique is used in a design case study and the results obtained through actual implementation and testing of a self-checking ...
Design of Self-Checking MOS-LSI Circuits: Application to a Four-Bit Microprocessor
Self-checking approaches developed so far deal with a gate level representation of logical circuits. They do not account for constraints which may result from an implementation by integrated circuits. This paper is concerned with such practical problems ...
Comments