Liqiong Wei
- 1.J. M. C. Stork, "Technology Leverage for Ultra-Low Power Information Systems", Proceedings of the IEEE, Vol.83, No.4, pp. 607-618, 1995.Google Scholar
Cross Ref
- 2.A. P. Chandrakasan, S. Sheng and R. W. Brodersen, "Low- Power CMOS Digital Design", IEEE Journal of Solid-State Circuits, Vol.27, No.4, pp.473, 1992.Google ScholarCross Ref
- 3.S. Mutoh, et al., "I-V Power Supply High-Speed Digital Circuit Technology with Multithreshold-Voltage CMOS", IEEE Journal of Solid-State Circuits, Vol.30, No.8, pp. 847-854, 1995.Google ScholarCross Ref
- 4.Z. Chen, C. Diaz, J. Plummer, M. Cao and W. Greene, "0.18urn Dual Vt MOSFET Process and Energy-Delay Measurement", IEDM Digest, pp. 851, 1996.Google Scholar
- 5.L. Wei, Z. Chen, K. Roy, M.C. Johnson, Y. Ye and V. De, "Design and Optimization of Dual Threshold Circuits for Low Voltage Low Power Applications", IEEE Transactions on VLSI Systems, Vol.7, No. 1, pp. 16-24, 1999 Google ScholarDigital Library
- 6.N. Weste and K. Eshraghian, Principles of CMOS VLSI Design: a system perspective, Addison-Wesley Publishing Company, pp. 221-223, 1992 Google ScholarDigital Library
- 7.Q. Wang and S. Vrudhula, "Static Power Optimization of Deep Submicron CMOS Circuits for Dual Vt Technology", International Conference on Computer-Aided Design, pp. 490-494, 1998. Google ScholarDigital Library
- 8.B.J. Sheu, D.L. Scharfetter, P.K. Ko, and M.C. Teng, "BSIM: Berkeley Short-Channel IGFET Model for MOS Transistors", IEEE J. Solid-State Circuits, SC-22, No.4, pp. 558-566, 1987.Google ScholarCross Ref
- 9.M. Johnson, D. Somasekhar, and K. Roy, "Deterministic Estimation of Minimum and Maximum Leakage Conditions in CMOS Logic," IEEE Transactions on Computer-Aided Design of IC's, accepted for publication.Google Scholar
Index Terms
- Mixed-Vth (MVT) CMOS circuit design methodology for low power applications
Recommendations
Adiabatic CMOS gate and adiabatic circuit design for low-power applications
ASP-DAC '05: Proceedings of the 2005 Asia and South Pacific Design Automation ConferenceThe methodology for designing adiabatic circuits employing two-phase power clock, is investigated. First, algebraic expressions for and properties of power-clocked signals are discussed. Then the design of adiabatic gates based on AC power supply and ...
Low power gate-level design with mixed-Vth (MVT) techniques
SBCCI '04: Proceedings of the 17th symposium on Integrated circuits and system designThe reduction of leakage power has become an important issue for high performance designs. One way to achieve low-leakage and high performance designs is the use of multi-threshold techniques. In this paper, a new mixed-Vth (MVT) CMOS design technique ...
Low Power Quaternary CMOS Circuit Design
ICETET '09: Proceedings of the 2009 Second International Conference on Emerging Trends in Engineering & TechnologyIn this paper voltage mode quaternary circuits are introduced. The quaternary circuits are encoder and decoder circuit, half and full adder circuit. Quaternary operators and elements which are used in the implementation of encoder and decoder circuits, ...
Comments