Daniel Mueller-Gritschneder
Ulf Schlichtmann
ABSTRACT
This paper describes the Extendable Translating Instruction Set Simulator (ETISS). In addition to binary translation, ETISS features a plugin mechanism that allows to quickly include new functionality into the translation stage, the simulation loop, during accesses to the memory or whenever an interrupt is received. ETISS targets to become an advanced industrial-strength ISS with special focus on virtual prototypes (VPs) written in SystemC/TLM. In this paper, we will show examples of ETISS Plugins which include tracing tools, SystemC interfaces, closey-coupled peripherals or triggers for fault injection. A major drawback of developing a new binary translator such as ETISS is its lack of support for a variety of instruction set architectures (ISAs). At the moment ETISS supports the open-source OpenRISC orlk and partly RISC-V ISAs. Yet, in order to overcome this problem, we developed a toolchain to generate the binary translation stage for different ISAs following the MDA concept based on meta-modeling and code generation. It is planned to make ETISS available as an open-source tool to the research community.
- Daniel Aarno and Jakob Engblom. 2014. Software and System Development using Virtual Platforms: Full-System Simulation with Wind River Simics. Morgan Kaufmann. Google Scholar
Digital Library
- John Aycock. 2003. A Brief History of Just-in-time. ACM Comput. Surv. 35, 2 (June 2003), 97--113. Google ScholarDigital Library
- Oliver Bringmann, Wolfgang Ecker, Andreas Gerstlauer, Ajay Goyal, Daniel Mueller-Gritschneder, Prasanth Sasidharan, and Simranjit Singh. 2015. The next generation of virtual prototyping: Ultra-fast yet accurate simulation of HW/SW systems. In Proceedings of the 2015 Design, Automation & Test in Europe Conference & Exhibition. EDA Consortium, 1698--1707. Google ScholarDigital Library
- W. Ecker and J. Schreiner. 2016. Introducing Model-of-Things (MoT) and Model-of-Design (MoD) for simpler and more efficient hardware generators. In 2016 JFJP/JEEE International Conference on Very Large Scale Integration (VLSI-SoC). 1--6.Google Scholar
- Wolfgang Ecker, Michael Velten, Leily Zafari, and Ajay Goyal. 2014. The meta-modeling approach to system level synthesis.. In Design, Automation & Test in Europe Conference (DATE). Google ScholarDigital Library
- Damjan Lampret et al. 2014. OPENCORES.ORG, OpenRISC 1000 Architecture Manual, Architecture Version 1.1. (2014). http://opencores.org/or1k/Google Scholar
- Marius Gligor, Nicolas Fournel, and Frédéric Pétrot. 2009. Using Binary Translation in Event Driven Simulation for Fast and Flexible MPSoC Simulation. In Proceedings of the 7th IEEE/ACM International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS '09). ACM, New York, NY, USA, 71--80. Google ScholarDigital Library
- Liangora Research Lab. {n. d.}. What is MDA? Why considering BNPM. ({n. d.}). https://research.linagora.com/pages/viewpage.action?pageId=3639295Google Scholar
- Daniel Mueller-Gritschneder and Andreas Gerstlauer. 2017. Host-Compiled Simulation. Handbook of Hardware/Software Codesign (2017), 1--27.Google Scholar
- N.N. {n. d.}. The Gem5 Simulator. ({n. d.}). http://gem5.org/Main_PageGoogle Scholar
- N.N. {n.d.}. GreenSoCs QBOX. ({n. d.}). https://www.greensocs.com/get-started#qboxGoogle Scholar
- N.N. {n. d.}. Imperas OVP. ({n. d.}). http://www.OVPworld.orgGoogle Scholar
- N.N. {n.d.}. Open Source Processor Simulator QEMU. ({n.d.}). http://wiki.qemu.org/Google Scholar
- "OMG". 2016. MDA - The Architecture of Choice for a Changing World. (2016). http://www.omg.org/mda/Google Scholar
- Frédéric Pétrot, Luc Michel, and Clément Deschamps. 2017. Multi-Processor System-on-Chip Prototyping Using Dynamic Binary Translation. Springer Netherlands, Dordrecht, 1--27.Google Scholar
- Synopsys. {n.d.}. Virtualizer Tool Website. ({n.d.}). https://www.synopsys.com/verification/virtual-prototyping/virtualizer.htmlGoogle Scholar
Index Terms
- The extendable translating instruction set simulator (ETISS) interlinked with an MDA framework for fast RISC prototyping
Recommendations
Performance Evaluation of Various RISC Processor Systems: A Case Study on ARM, MIPS and RISC-V
Cloud Computing – CLOUD 2021AbstractRISC-V is a new instruction set architecture (ISA) that has emerged in recent years. Compared with previous computer instruction architectures, RISC-V has outstanding features such as simple instructions, modular instruction set and supporting ...
A multiprocessing approach to accelerate retargetable and portable dynamic-compiled instruction-set simulation
CODES+ISSS '06: Proceedings of the 4th international conference on Hardware/software codesign and system synthesisTraditionally, instruction-set simulators (ISS's) are sequential programs running on individual processors. Besides the advances of simulation techniques, ISS's have been mainly driven by the continuously improving performance of single processors. ...
Reduced instruction set computer (RISC)
Encyclopedia of Computer ScienceUntil 1975, computer architecture and, consequently, computer design and implementation had grown more complicated with each successive generation. Instruction sets were large and individual instructions were complicated. Some of these complications ...
Comments