Keith A. Bowman
- 1.T. Sakurai and A R. Newton, "Alpha-Power Law MOSFET Model and its Applications to CMOS Inverter Delay and Other Formulas," IEEE d. of Solid State Circuits, Vol. 25, No. 2, pp. 584-594, Apr. 1990.Google Scholar
Cross Ref
- 2.B. Austin, K. Bowman, Xinghai Tang, and J. D. Meindl, "A Low Power Transregional MOSFET Model for Complete Power-Delay Analysis of CMOS Gigascale Integration (GSI)," Proc. of the 11th Annual IEEE Intl. ASIC Conf., pp. 125-129, Sept. 1998.Google Scholar
- 3.S. L. Garverick and C. G. Sodini, "A Simple Model for Scaled MOS Transistors that Includes Field- Dependent Mobility," IEEE J. Solid-State Circuits, Volo SC-22, No. 1, pp. 111-114, Feb. 1987.Google Scholar
- 4.B. T. Murphy, "Unified Field-Effect Transistor Theory Including Velocity Saturation," IEEE J. Solid- State Circuits, Vol. SC-15, pp. 325-327, June 1980.Google ScholarCross Ref
- 5.W. Shockley, "A unipolar field effect transistor," Proc. IRE, Vol. 40, pp. 1365-1376, Nov. 1952.Google ScholarCross Ref
- 6.A. Agrawal, V. K. De, and James D. Meindl, "Opportunities for Scaling FET's for Gigascale Integration (GSI)," Proc. of the 23ra ESSDERC, pp. 919-926, Sept. 1993.Google Scholar
- 7.HSPICE User's Manual, Meta-Software, Inc., Mar. 1995.Google Scholar
- 8.R. A. Chapman, C. C. Wei, D. A. Bell, S. Aur, G. A. Brown, and R. A. Haken, "0.5 Micron CMOS for High Performance at 3.3V," IEEE IEDM Tech. Dig., pp. 52-55, 1988.Google Scholar
- 9.M. Bohr, S. U. Ahmed, L. Brigham, R. Chau, R. Gasser, R. Green, W. Hargrove, E. Lee, R. Natter, S. Thompson, K. Weldon, and S. Yang, "A High Performance 0.35gm Logic Technology for 3.3V and 2.5V Operation," iEEE 1EDM Tech. Dig., pp. 273- 276, 1994.Google Scholar
- 10.Semiconductor Industry Association, "NTRS," 1997.Google Scholar
Index Terms
- A physical alpha-power law MOSFET model
Recommendations
An analytical drain current model for dual material engineered cylindrical/surrounded gate MOSFET
In this paper, a drain current model incorporating drain-induced barrier lowering (DIBL) has been developed for Dual Material gate Cylindrical/Surrounding gate MOSFET (DMG CGT/SGT MOSFET) and the expressions for transconductance and drain conductance ...
Underlap channel silicon-on-insulator quantum dot floating-gate MOSFET for low-power memory applications
We propose herein the underlap channel silicon-on-insulator (SOI) quantum dot (QD) floating-gate (und-SOIQDFG) metal---oxide---semiconductor field-effect transistor (MOSFET). It is found that, although the reduced effective gate voltage due to the ...
Comments