Effective exploitation of a zero overhead loop buffer

ABSTRACT

A Zero Overhead Loop Buffer (ZOLB) is an architectural feature that is commonly found in DSP processors. This buffer can be viewed as a compiler managed cache that contains a sequence of instructions that will be executed a specified number of times. Unlike techniques such as loop unrolling, a loop buffer is a hardware technique that can be used to minimize loop overhead without the penalty of increasing code size. In addition, a ZOLB also requires relatively little space and power, which are both important considerations for most DSP applications. This paper describes strategies for generating code to effectively use a ZOLB. The authors have found that many common improving transformations used by optimizing compilers to improve code on conventional architectures are shown (1) to allow more loops to be placed in a ZOLB and (2) to further reduce loop overhead of the loops placed in a ZOLB. The results given in this paper demonstrate that this architectural feature can often be exploited with substantial improvements in execution time and slight reductions in code size.

REFERENCES

• 1: John L. Hennessy , David A. Patterson, Computer architecture (2nd ed.): a quantitative approach, Morgan Kaufmann Publishers Inc., San Francisco, CA, 1996
• 2: Jack W. Davidson , Sanjay Jinturkar, Aggressive Loop Unrolling in a Retargetable Optimizing Compiler, Proceedings of the 6th International Conference on Compiler Construction, p.59-73, April 24-26, 1996
• 3: Lucent Technologies, DSP16000 Digital Signal Processor Core Information Manual, 1997.
• 4: Lucent Technologies, DSP16000 C Compiler User Guide, 1997.
• 5: Alfred V. Aho , Ravi Sethi , Jeffrey D. Ullman, Compilers: principles, techniques, and tools, Addison-Wesley Longman Publishing Co., Inc., Boston, MA, 1986
• 6: Phil Lapsley , Jeff Bier , Amit Shinham , Edward A. Lee , Amit Shoham , Amit Shohsm, DSP Processor Fundamentals: Architectures and Features, Wiley-IEEE Press, 1996
• 7: Jennifer Eyre , Jeff Bier, DSP Processors Hit the Mainstream, Computer, v.31 n.8, p.51-59, August 1998 [doi>10.1109/2.707617 ]
• 8: Lucent Technologies, DSP16000 Digital Signal Processor Core instruction Set Manual, 1997.
• 9: Yuhong Wang, Interprocedural Optimizations for Embedded Systems, Masters Project, Florida State University, Tallahassee, FL (1999).
• 10: David Whalley, DSP16000 C Optimizer Overview and Rationale, Lucent Technologies, Allentown, PA (July, 1998).
• 11: Lucent Technologies, DSP16000 LuxWorks Debugger, 1997.
• 12: Lucent Technologies, DSP16000 Assembly Language User Guide, 1997.

INDEX TERMS

Primary Classification:
  D. Software
  D.4 OPERATING SYSTEMS

Additional Classification:
  D. Software
  D.3 PROGRAMMING LANGUAGES

General Terms:
Design, Experimentation, Management