R. D. Freeman
ABSTRACT
VLSI designers have made extensive use of SPICE simulation to analyze timing-critical circuits such as critical paths and clock distribution networks. Rigorous modeling of resistive and capacitive parasitics and transistors is required for these timing-critical circuits. Unfortunately the conventional circuit extractors have been unable to model wiring resistance and extracting the essential subcircuits, and therefore have required extensive manual editing. Manual editing is so complicated that designers frequently opt to code manually from computer plots of mask information, a process which requires days of work to extract and debug only one path. This process is acceptable for coding those critical paths which do not involve large networks. To manually code an extensive subcircuit, such as a clock distribution network, would be unthinkable. In this paper, we present a new technique for generating SPICE codes for user specified subcircuits directly from Gate-Matrix symbolic files. We have pruned off non-essential elements from symbolic files, generated tables of electrical elements and their connections of the subcircuit in concern, and from there, generated SPICE codes which include relevant resistive and capacitive loading. An application of this technique for the clock distribution network in WE® 32100 CPU is described.
- 1.L. W. Nagel and D. O. Pederson, "Simulation program with integrated circuit emphasis (SPICE)", Proc. 16th Midwest Syrup. on Circuit Theory, Apr. 1973, Waterloo, Canada.Google Scholar
- 2.L. W. Nagel, "ADVICE for circuit simulation", ISCAS, Apr. 1980, Houston, TX.Google Scholar
- 3.B. R. Chawla, H. K. Gummel, and P. Kozak, "MOTIS-An MOS timing simulator", IEEE Trans. on Circuits and Systems, Vol. CAS-22 No. 12, pp. 901-910, Dec. 1975.Google Scholar
- 4.P. Swartz, B. R. Chawla, T. R. Luczejko, K. Mednick and H. K. Gummel, "HCAP.a topological analysis program for IC mask artwork", Proc. of ICCD, pp. 298-301, Oct. 1983, Port Chester, N.Y.Google Scholar
- 5.C. F. Chen and P. Subramanian, "The second generation MOTIS mixed-mode simulatory", Proc. of the 21st DAC, June 1984, Albuquerque, New Mexico. Google ScholarDigital Library
- 6.A. D. Lopez and H.-F. S. Law, "A dense gate matrix layout method for MOS VLSI", IEEE Trans. Electron Dev., Vol ED- 27, pp. 1671-1675, Aug. 1980.Google ScholarCross Ref
- 7.J. Agraz-Guerena, et. al., "A second generation 32-bit CMOS microprocessor", Spring COMPCON, Mar. 1984, San Francisco, CA.Google Scholar
- 8.S.M. Kang, R. H. Krambeck, H.-F. S. Law and A. D. Lopex, "'Gate matrix layout of random control logic in 32-bit CMOS CPU adaptable to evolving logic design", IEEE Trans. on CAD, Vol. CAD-2, No. 1, pp. 18-29, Jan. 1983.Google Scholar
- 9.P.W. Diodato, et. al., "Hierarchical top-down design and layout of a VLSI single chip memory management unit for Bellmac-32 CPU", Proc. of ICCD, pp. 226-227, Oct. 1983, Port Chester, N.Y.Google Scholar
- 10.A. K. Goksel, et. al., "An IEEE standard floating-point chip", Proc. of ISSCC, Feb. 1985, New York, N.Y.Google Scholar
- 11.R.H. Krambeck, et. al., "Top down design of a one chip 32-bit CPU", VLSI 81, J. P. Gray, Ed., New York: Academic Press.Google Scholar
- 12.J.D. Bastian, M. Ellemenl, P. J. Fowler, C. E. Huang, and L. P. McNames, "Symbolic Parasitic Extractor for Circuit Simulation (SPECS)", Proc. of the 20th DAC, pp. 346-352, June 27-29, Miami Beach, FL. Google ScholarDigital Library
- 13.D. E. Krekelberg, "A Custom Circuit Netlist Extractor with Detailed Parasitic Measurement and Node Identification", Proe. of 1984 CICC, pp. 416-419, May 21-23, 1984, Rochester, N.Y.Google Scholar
- 14.J. D. Masroianni, "Extraction of Interconnect Delays from Computer Generated Layouts", pp. 430-433, Proc. of 1984 CICC, May 21-23, 1984, Rochester, N.Y.Google Scholar
- 15.S. P. McCormick, "EXCL: A Circuit Extractor for IC Designs," Proc. of 21st DAC, pp. 616-623, June 25-27, Albuquerque, NM. Google ScholarDigital Library
- 16.J. B. Reed and A. J. deGeus, "RC Delay Extraction for Gate Array and Standard Cell Designs", Proc. of 1983 ICCAD, pp. 174-175, Sept. 12-15, Santa Clara, CA.Google Scholar
- 17.M. Trick, A. J. Strojwas and S. W. Director, "Fast RC Simulation for VLSI Interconnect", Proc. of 1983 ICCAD, pp. 178-179, Sept. 12-15, Santa Clara, CA.Google Scholar
- 18.C. Y. Lee, "An algorithm for path connections and its applications", IRE Trans. on Electronic Computers, pp. 346-365, Sept. 1961.Google ScholarCross Ref
- 19.M. Shoji, "Electrical design of Bellmac-32A microprocessor", Proc. of 1982 ICCC, pp. 112-t15, Sept.-Oct. 1982, Port Chester, N.Y.Google Scholar
Index Terms
- Automated extraction of SPICE circuit models from symbolic gate matrix layout with pruning
Recommendations
Extraction of SPICE Model for Double Gate Vertical MOSFET
AMS '09: Proceedings of the 2009 Third Asia International Conference on Modelling & SimulationVertical MOSFETs device have one important disadvantage, which is higher overlap capacitances such as the separated gate-source and gate-drain parasitic capacitances (CGSO and CGDO), which is known to be most crucial to the high-frequency/speed ...
Spice modeling of oxide and interface trapped charge effects in fully-depleted double-gate FinFETs
As is the case with conventional planar MOS transistors, the electrical characteristics of highly-scaled multi-gate field-effect transistors (FinFETs) also suffer from temporal degradations occurring due to hot-carrier injection, bias temperature ...
Device circuit co-design to reduce gate leakage current in VLSI logic circuits in nano regime
In this paper, nanoscale metal-oxide-semiconductor field-effect transistor MOSFET device circuit co-design is presented with an aim to reduce the gate leakage curren t in VLSI logic circuits. Firstly, gate leakage current is modeled through high-k ...
Comments