Vanguard: a chip physical design system

ABSTRACT

Vanguard is a new physical design system which combines advantages of gate array and custom design methods to produce high-density chips on non-custom regular images. Vanguard physically partitions a chip into subchips which define macro boundaries and which contain not only macro circuitry and internal macro wires but also inter-macro connections and portions of connections which are part of the final chip design and lie within that region. Subchips are individually designed and then connected by abutment to assemble the chip. Vanguard has been used to design a 32-bit DCVS microprocessor comprising 13 macros, including a large register array.

References

1. 1.C. Davis, G. Maley, R. Simmons, H. Stoller, R. Warren and T. Wohr, "Gate Array Embodies System/370 Processor", Electronics, v. 53, 9 Oct 1980, pp. 140-143; M. Feuer, K. H. Khokhani and D. Mehta, "Computer-Aided Design Wires 5,000 Circuit Chip", Electronics, v. 53, 9 Oct 1980, pp. 144-145.
2. 2.R. Beresford, "A Profile of Current Applications of Gate Arrays and Standard-Cell ICs", VLS1 Systems Design, v. VI, Sep 85, pp. 62-66.
3. 3.M. Burstein, S. J. Hong and R. Pelavin, "Hierarchical VLSI Layout: Simultaneous Placement and Wiring of Gate Arrays", Proc. IFIP VLSI-83, Trondheim, Aug 1983.
4. 4.M. Iacoponi, D. Vail, S. Bierly and A. lgnatowski, "A Hierarchical Gate AJxay Architecture and Design Methodology", Proceedings of the 22rid ACM/IEEE Design Automation Conference, Las Vegas, Jun 1985, pp. 439-442.
5. 5.C. Mead and L. Conway, Introduction to VLSI Systems, Reading: Addison-Wesley, 1980.
6. 6.J. Markham, "Applying Semicustom CAD to Full-Custom Design", VLSI Systems Design, v. VI, Sep 85, pp. 26-42.
7. 7.P. S. Hauge and E. J. Yoffa, "ACORN: A System for CVS Macro Design by Tree Placement and Tree Customization", IBM Journal of Research and Development, v. 28, Sep 1984, pp. 596-602.
8. 8.E. J. Yoffa and P. S. Hauge, "ACORN: A Local Customization Approach to DCVS Physical Design", Proceedings of the 22nd ACM/IEEE Design Automation Conference, Las Vegas, Jun 1985, pp. 32-38.
9. 9.L. G. Heller, W. R. Griffin, J. W. Davis and N. G. Thoma, "Cascode Voltage Switch Logic: A Differential CMOS Logic Family", 31st IEEE International Solid-State Circuits Conference, Digest of Technical Papers, 1984, pp. 16-17.
10. 10.L. S. Woo, C. K. Woiag and D. T. Tang, "Pioneer: A Macro-Based Floor-Planning Design System", IBM T. j. Watson Research Center Internal memo RCl1758, Mar 1986.
11. 11.R. Nair, "A Simple yet Effective Technique for Global Wiring", IEEE Trans. on CAD, to be published.

Index Terms

• Applied computing

  • Physical sciences and engineering

    • Engineering

• Hardware

  • Electronic design automation

    • Physical design (EDA)

  • Very large scale integration design

    • Application-specific VLSI designs