skip to main content
10.1145/3194554.3194626acmconferencesArticle/Chapter ViewAbstractPublication PagesglsvlsiConference Proceedingsconference-collections
research-article

Comparative Study of Approximate Multipliers

Published:30 May 2018Publication History

ABSTRACT

Approximate multipliers are widely being advocated for energy-efficient computing in applications that exhibit an inherent tolerance to inaccuracy. In this paper, we identify three decisions for design and evaluation of approximate multiplier circuits: (1) the type of approximate full adder (FA) used to construct the multiplier, (2) the architecture, i.e., array or tree, of the multiplier and (3) the placement of sub-modules of approximate and exact multipliers in the target multiplier module. Based on FA cells implemented at the transistor level (TSMC65nm), we developed several approximate building blocks of 8x8 multipliers, as well as various implementations of higher order multipliers. These designs are evaluated based on their power, area, delay and error and the best designs are identified. We validate these designs on an image blending application using MATLAB, and compare them to related work.

References

  1. J. Han and M. Orshansky, "Approximate computing: An emerging paradigm for energy-efficient design," in IEEE ETS, 2013, pp. 1--6.Google ScholarGoogle Scholar
  2. P. Kulkarni, P. Gupta, and M. Ercegovac, "Trading accuracy for power with an underdesigned multiplier architecture," in IEEE VLSI Design, 2011, pp. 346--351. Google ScholarGoogle ScholarDigital LibraryDigital Library
  3. H. Jiang, J. Han, and F. Lombardi, "A comparative review and evaluation of approximate adders," in ACM GLSVLSI, 2015, pp. 343--348. Google ScholarGoogle ScholarDigital LibraryDigital Library
  4. V. Gupta, D. Mohapatra, A. Raghunathan, and K. Roy, "Low-power digital signal processing using approximate adders," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 32, no. 1, pp. 124--137, 2013. Google ScholarGoogle ScholarDigital LibraryDigital Library
  5. Z. Yang, A. Jain, J. Liang, J. Han, and F. Lombardi, "Approximate xor/xnor-based adders for inexact computing," in IEEE Nanotechnology, 2013, pp. 690--693.Google ScholarGoogle Scholar
  6. H. A. F. Almurib, T. N. Kumar, and F. Lombardi, "Inexact designs for approximate low power addition by cell replacement," in IEEE DATE, 2016, pp. 660--665. Google ScholarGoogle ScholarDigital LibraryDigital Library
  7. H. Jiang, C. Liu, N. Maheshwari, F. Lombardi, and J. Han, "A comparative evaluation of approximate multipliers," in IEEE Nanoscale Architectures, 2016, pp. 191--196.Google ScholarGoogle Scholar
  8. M. Masadeh, O. Hasan, and S. Tahar, Comparative Study of Approximate Multipliers, Technical Report, ECE Department, Concordia University, Montreal, QC, Canada. http://arxiv.org/abs/1803.06587, 2018.Google ScholarGoogle Scholar
  9. Z. Yang, J. Yang, K. Xing, and G. Yang, "Approximate compressor based multiplier design methodology for error-resilient digital signal processing," in IEEE ICSIP, 2016, pp. 740--744.Google ScholarGoogle Scholar
  10. S. Rehman, W. El-Harouni, M. Shafique, A. Kumar, and J. Henkel, "Architectural-space exploration of approximate multipliers," in ACM DAC, 2016, pp. 1--8. Google ScholarGoogle ScholarDigital LibraryDigital Library
  11. A. Momeni, J. Han, P. Montuschi, and F. Lombardi, "Design and analysis of approximate compressors for multiplication," IEEE Transactions on Computers, vol. 64, no. 4, pp. 984--994, 2015.Google ScholarGoogle ScholarCross RefCross Ref
  12. J. M. Rabaey, A. Chandrakasan, and B. Nikolic, Digital Integrated Circuits. Prentice-Hall, 2002. Google ScholarGoogle ScholarDigital LibraryDigital Library

Index Terms

  1. Comparative Study of Approximate Multipliers

      Recommendations

      Comments

      Login options

      Check if you have access through your login credentials or your institution to get full access on this article.

      Sign in
      • Published in

        cover image ACM Conferences
        GLSVLSI '18: Proceedings of the 2018 on Great Lakes Symposium on VLSI
        May 2018
        533 pages
        ISBN:9781450357241
        DOI:10.1145/3194554

        Copyright © 2018 ACM

        Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

        Publisher

        Association for Computing Machinery

        New York, NY, United States

        Publication History

        • Published: 30 May 2018

        Permissions

        Request permissions about this article.

        Request Permissions

        Check for updates

        Qualifiers

        • research-article

        Acceptance Rates

        GLSVLSI '18 Paper Acceptance Rate48of197submissions,24%Overall Acceptance Rate312of1,156submissions,27%

        Upcoming Conference

        GLSVLSI '24
        Great Lakes Symposium on VLSI 2024
        June 12 - 14, 2024
        Clearwater , FL , USA

      PDF Format

      View or Download as a PDF file.

      PDF

      eReader

      View online with eReader.

      eReader