ABSTRACT
Approximate multipliers are widely being advocated for energy-efficient computing in applications that exhibit an inherent tolerance to inaccuracy. In this paper, we identify three decisions for design and evaluation of approximate multiplier circuits: (1) the type of approximate full adder (FA) used to construct the multiplier, (2) the architecture, i.e., array or tree, of the multiplier and (3) the placement of sub-modules of approximate and exact multipliers in the target multiplier module. Based on FA cells implemented at the transistor level (TSMC65nm), we developed several approximate building blocks of 8x8 multipliers, as well as various implementations of higher order multipliers. These designs are evaluated based on their power, area, delay and error and the best designs are identified. We validate these designs on an image blending application using MATLAB, and compare them to related work.
- J. Han and M. Orshansky, "Approximate computing: An emerging paradigm for energy-efficient design," in IEEE ETS, 2013, pp. 1--6.Google Scholar
- P. Kulkarni, P. Gupta, and M. Ercegovac, "Trading accuracy for power with an underdesigned multiplier architecture," in IEEE VLSI Design, 2011, pp. 346--351. Google ScholarDigital Library
- H. Jiang, J. Han, and F. Lombardi, "A comparative review and evaluation of approximate adders," in ACM GLSVLSI, 2015, pp. 343--348. Google ScholarDigital Library
- V. Gupta, D. Mohapatra, A. Raghunathan, and K. Roy, "Low-power digital signal processing using approximate adders," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 32, no. 1, pp. 124--137, 2013. Google ScholarDigital Library
- Z. Yang, A. Jain, J. Liang, J. Han, and F. Lombardi, "Approximate xor/xnor-based adders for inexact computing," in IEEE Nanotechnology, 2013, pp. 690--693.Google Scholar
- H. A. F. Almurib, T. N. Kumar, and F. Lombardi, "Inexact designs for approximate low power addition by cell replacement," in IEEE DATE, 2016, pp. 660--665. Google ScholarDigital Library
- H. Jiang, C. Liu, N. Maheshwari, F. Lombardi, and J. Han, "A comparative evaluation of approximate multipliers," in IEEE Nanoscale Architectures, 2016, pp. 191--196.Google Scholar
- M. Masadeh, O. Hasan, and S. Tahar, Comparative Study of Approximate Multipliers, Technical Report, ECE Department, Concordia University, Montreal, QC, Canada. http://arxiv.org/abs/1803.06587, 2018.Google Scholar
- Z. Yang, J. Yang, K. Xing, and G. Yang, "Approximate compressor based multiplier design methodology for error-resilient digital signal processing," in IEEE ICSIP, 2016, pp. 740--744.Google Scholar
- S. Rehman, W. El-Harouni, M. Shafique, A. Kumar, and J. Henkel, "Architectural-space exploration of approximate multipliers," in ACM DAC, 2016, pp. 1--8. Google ScholarDigital Library
- A. Momeni, J. Han, P. Montuschi, and F. Lombardi, "Design and analysis of approximate compressors for multiplication," IEEE Transactions on Computers, vol. 64, no. 4, pp. 984--994, 2015.Google ScholarCross Ref
- J. M. Rabaey, A. Chandrakasan, and B. Nikolic, Digital Integrated Circuits. Prentice-Hall, 2002. Google ScholarDigital Library
Index Terms
Comparative Study of Approximate Multipliers
Recommendations
Novel Approximate Multiplier Designs for Edge Detection Application
GLSVLSI '21: Proceedings of the 2021 on Great Lakes Symposium on VLSIApproximate computing in general has garnered much needed attention in the design community owing to high power saving benefits, and at the same time quick generation of results. Approximate computing as a design technique continues to offer design ...
A Review, Classification, and Comparative Evaluation of Approximate Arithmetic Circuits
Often as the most important arithmetic modules in a processor, adders, multipliers, and dividers determine the performance and energy efficiency of many computing tasks. The demand of higher speed and power efficiency, as well as the feature of error ...
Efficient and low-cost approximate multipliers for image processing applications
AbstractThe image processing can be implemented in an error-tolerant mode with acceptable accuracy. In digital image processing, the adders and multipliers are the most important components. In this paper, two approximate multipliers based on an ...
Highlights- In this paper, two approximate multipliers based on an approximate 4:2 compressor and two 4-bit full adders with minimizing computational costs are proposed.
- The first and second proposed approximate multipliers are designed by using ...
Comments