A large scale cellular array processor: AAP-1

ABSTRACT

A SIMD cellular array processor called the Adaptive Array Processor (AAP-1) has been developed. Its 256 x 256 array of bit-organized processing elements (PEs) is composed of 1024 custom nMOS LSIs and occupies the small volume of 0.33m3. Extensive parallelism offers ultra-high throughout for various types of two-dimensional data processing, together with data-dependent operation capability through the use of control registers in each PE. The processing speed has experimentally exceeded that of a 1 MIPS sequential computer by a factor of approximately 100 for LSI design automation methods such as logic simulation, wire routing and device placement.

REFERENCES

• 1: P. M. Flanders, D. J. Hunt, S. F. Reddaway, and D. Parkinson "Efficient high speed computing with the distributed array processor," in High Speed Computer and Algorithm Organization. New York : Academic, 1977, pp. 113-128.
• 2: M. J. B. Duff, "Review of the CLIP Image Processing System," AFIPS Conf. Proc., Voi.47, 1978 NCC, AFIPS Press, Arlington, VA, pp.i055-i060.
• 3: K. E. Batcher, "Bit-Serial Parallel Processing Systems" IEEE Trans. Computers, VoI.C-31, No.5, May 1982, pp377-384.
• 4: T. Sudo, T. Nakashima, M. Aoki, and T. Kondo, "An LSI adaptive array processor," 1982 IEEE ISSCC Dig.Tech. Papers, Feb. 1982, pp.122-123.
• 5: T. Kondo, T. Nakashima, M. Aoki, and T. Sudo, "An LSI Adaptive Array Processor," IEEE JSSC, VoI.SC-18, No.2, April 1983, pp.147-156.
• 6: Y. Sugiyama and T. Watanabe, "Parallel Processing of Logic Module placement," IEE Electronics Letters, Voi.20, No.5, 1984 pp. 219-220.
• 7: T. Watanabe et al., "A Paralell Adaptable Routing Algoritha and its Implementation on Two-dimensional Array Processor", To be submitted to IEEE Trans. Compu ter-Aided Design of ICAS.
• 8: M. A. Breuer and K. Shamsa, "A Hardware Router," Journal of Digital Systems, Vol.4, No.4, 1980, pp.393-408.
• 9: Tom Blank , Mark Stefik , Willem vanCleemput, A parallel bit map processor architecture for DA algorithms, Proceedings of the 18th conference on Design automation, p.837-845, June 29-July 01, 1981, Nashville, Tennessee, United States
• 10: W. Heyns , W. Sansen , H. Beke, A line-expansion algorithm for the general routing problem with a guaranteed solution, Proceedings of the 17th conference on Design automation, p.243-249, June 23-25, 1980, Minneapolis, Minnesota, United States [doi>10.1145/800139.804534]
• 11: M. Hanan, "On Steiner's problela with rectilinear distance", SIAM J. Appl . Math. 14(1966), 255-265.

INDEX TERMS

Primary Classification:
  B. Hardware
  B.7 INTEGRATED CIRCUITS

General Terms:
Design, Experimentation, Performance, Theory