Dominic Oehlert
Heiko Falk
ABSTRACT
Many embedded systems have to operate flawlessly over several years. One of the key issues which may cause computational errors over time are memory errors inflicted by aging effects. We propose a compiler-based optimization in order to mitigate such effects on data caches using SRAM memory cells.
- J. Abella, X. Vera, and A. Gonzalez. Penelope: The NBTI-Aware Processor. In Proceedings of MICRO 2007, 2007. Google Scholar
Digital Library
- AbsInt Angewandte Informatik, GmbH. aiT Worst-Case Execution Time Analyzers, 2018.Google Scholar
- A. Calimera, M. Loghi, E. Macii, and M. Poncino. Dynamic Indexing: Leakage-Aging Co-Optimization for Caches. IEEE TCAD, 33(2), 2014. Google ScholarDigital Library
- H. Falk, S. Altmeyer, P. Hellinckx, B. Lisper, W. Puffitsch, C. Rochange, M. Schoeberl, R. B. Sørensen, P. Wägemann, and S. Wegener. TACLeBench: A Benchmark Collection to Support Worst-Case Execution Time Research. In Proceedings of WCET 2016, 2016.Google Scholar
- H. Falk and P. Lokuciejewski. A Compiler Framework for the Reduction of Worst-Case Execution Times. Real-Time Systems, 46(2), 2010. Google ScholarDigital Library
- C. Ferri, D. Papagiannopoulou, R. I. Bahar, and A. Calimera. NBTI-aware data allocation strategies for scratchpad memory based embedded systems. In Proceedings of LATW 2011, 2011. Google ScholarDigital Library
- J. Gustafsson, A. Betts, A. Ermedahl, and B. Lisper. The Mälardalen WCET Benchmarks -- Past, Present and Future. In Proceedings of WCET 2010, 2010.Google Scholar
- T. Jin and S. Wang. Aging-Aware Instruction Cache Design by Duty Cycle Balancing. In Proceedings of IEEE ISVLSI 2012, 2012. Google ScholarDigital Library
- S. Kumar, C. Kim, and S. Sapatnekar. Impact of NBTI on SRAM Read Stability and Design for Reliability. In Proceedings of ISQED 2006, 2006. Google ScholarDigital Library
- Y. Kunitake, T. Sato, and H. Yasuura. A case study of Short Term Cell-Flipping technique for mitigating NBTI degradation on cache. In Proceedings of ASQED 2010, 2010.Google ScholarCross Ref
- A. Luppold, C. Kittsteiner, and H. Falk. Cache-Aware Instruction SPM Allocation for Hard Real-Time Systems. In Proceedings of SCOPES 2016, 2016. Google ScholarDigital Library
- H. Mahmood, M. Poncino, and E. Macii. Cache aging reduction with improved performance using dynamically re-sizable cache. In Proceedings of DATE 2014, 2014. Google ScholarDigital Library
- K. Muts, A. Luppold, and H. Falk. Multi-Criteria Compiler-Based Optimization of Hard Real-Time Systems. In Proceedings of SCOPES 2018, 2018. Google ScholarDigital Library
- R. Nazari, N. Rohbani, H. Farbeh, Z. Shirmohammadi, and S. G. Miremadi. A2CM2: Aging-aware cache memory management technique. In Proceedings of RTEST 2015, 2015.Google Scholar
- V. Reddy, A. T. Krishnan, A. Marshall, J. Rodriguez, S. Natarajan, T. Rost, and S. Krishnan. Impact of negative bias temperature instability on digital circuit reliability. In Proceedings of IRPS 2002, 2002.Google ScholarCross Ref
- D. Trilla, C. Hernandez, J. Abella, and F. J. Cazorla. Aging Assessment and Design Enhancement of Randomized Cache Memories. IEEE T-DMR, 17(1), 2017.Google Scholar
Index Terms
- Mitigating Data Cache Aging through Compiler-Driven Memory Allocation
Recommendations
Compiler-assisted dynamic scratch-pad memory management with space overlapping for embedded systems
Scratch-pad memory (SPM), a small, fast, software-managed on-chip SRAM (Static Random Access Memory) is widely used in embedded systems. With the ever-widening performance gap between processors and main memory, it is very important to reduce the ...
Maintaining Cache Coherence through Compiler-Directed Data Prefetching
In this paper, we propose a compiler-directed cache coherence scheme which makes use of data prefetching to enforce cache coherence in large-scale distributed shared-memory (DSM) systems. TheCache Coherence With Data Prefetching(CCDP) scheme uses ...
Compiler-assisted demand paging for embedded systems with flash memory
EMSOFT '04: Proceedings of the 4th ACM international conference on Embedded softwareIn this paper, we propose a novel, application specific demand paging mechanism for low-end embedded systems with flash memory as secondary storage. These systems are not equipped with virtual memory. A small memory space called an execution buffer is ...
Comments